About the Execution of LoLa+red for StigmergyCommit-PT-07a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 4267.556 | 960759.00 | 1107317.00 | 4094.00 | FFTF?FT?TTFTFFF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647400474.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is StigmergyCommit-PT-07a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647400474
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.9M
-rw-r--r-- 1 mcc users 5.4K Feb 26 11:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 53K Feb 26 11:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 26 10:59 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K Feb 26 10:59 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 26 11:01 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 164K Feb 26 11:01 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.0K Feb 26 11:00 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 26 11:00 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 5.4M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-00
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-01
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-02
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-03
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-04
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-05
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-06
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-07
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-08
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-09
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-10
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-11
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-12
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-13
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-14
FORMULA_NAME StigmergyCommit-PT-07a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679254587850
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyCommit-PT-07a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 19:36:31] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 19:36:31] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 19:36:32] [INFO ] Load time of PNML (sax parser for PT used): 689 ms
[2023-03-19 19:36:32] [INFO ] Transformed 292 places.
[2023-03-19 19:36:32] [INFO ] Transformed 7108 transitions.
[2023-03-19 19:36:32] [INFO ] Found NUPN structural information;
[2023-03-19 19:36:32] [INFO ] Parsed PT model containing 292 places and 7108 transitions and 108222 arcs in 869 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 21 ms.
Ensure Unique test removed 6218 transitions
Reduce redundant transitions removed 6218 transitions.
Support contains 17 out of 292 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 292/292 places, 890/890 transitions.
Discarding 63 places :
Symmetric choice reduction at 0 with 63 rule applications. Total rules 63 place count 229 transition count 819
Iterating global reduction 0 with 63 rules applied. Total rules applied 126 place count 229 transition count 819
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 134 place count 229 transition count 811
Discarding 32 places :
Symmetric choice reduction at 1 with 32 rule applications. Total rules 166 place count 197 transition count 771
Iterating global reduction 1 with 32 rules applied. Total rules applied 198 place count 197 transition count 771
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 205 place count 197 transition count 764
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 212 place count 190 transition count 757
Iterating global reduction 2 with 7 rules applied. Total rules applied 219 place count 190 transition count 757
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 226 place count 183 transition count 750
Iterating global reduction 2 with 7 rules applied. Total rules applied 233 place count 183 transition count 750
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 239 place count 177 transition count 744
Iterating global reduction 2 with 6 rules applied. Total rules applied 245 place count 177 transition count 744
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 251 place count 171 transition count 738
Iterating global reduction 2 with 6 rules applied. Total rules applied 257 place count 171 transition count 738
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 263 place count 171 transition count 732
Applied a total of 263 rules in 231 ms. Remains 171 /292 variables (removed 121) and now considering 732/890 (removed 158) transitions.
[2023-03-19 19:36:32] [INFO ] Flow matrix only has 722 transitions (discarded 10 similar events)
// Phase 1: matrix 722 rows 171 cols
[2023-03-19 19:36:32] [INFO ] Computed 3 place invariants in 30 ms
[2023-03-19 19:36:33] [INFO ] Implicit Places using invariants in 376 ms returned []
[2023-03-19 19:36:33] [INFO ] Flow matrix only has 722 transitions (discarded 10 similar events)
[2023-03-19 19:36:33] [INFO ] Invariant cache hit.
[2023-03-19 19:36:33] [INFO ] State equation strengthened by 585 read => feed constraints.
[2023-03-19 19:36:36] [INFO ] Implicit Places using invariants and state equation in 2921 ms returned []
Implicit Place search using SMT with State Equation took 3365 ms to find 0 implicit places.
[2023-03-19 19:36:36] [INFO ] Flow matrix only has 722 transitions (discarded 10 similar events)
[2023-03-19 19:36:36] [INFO ] Invariant cache hit.
[2023-03-19 19:36:37] [INFO ] Dead Transitions using invariants and state equation in 1004 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 171/292 places, 732/890 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4606 ms. Remains : 171/292 places, 732/890 transitions.
Support contains 17 out of 171 places after structural reductions.
[2023-03-19 19:36:37] [INFO ] Flatten gal took : 241 ms
[2023-03-19 19:36:38] [INFO ] Flatten gal took : 140 ms
[2023-03-19 19:36:38] [INFO ] Input system was already deterministic with 732 transitions.
Support contains 16 out of 171 places (down from 17) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 866 ms. (steps per millisecond=11 ) properties (out of 22) seen :16
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 6) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-19 19:36:39] [INFO ] Flow matrix only has 722 transitions (discarded 10 similar events)
[2023-03-19 19:36:39] [INFO ] Invariant cache hit.
[2023-03-19 19:36:39] [INFO ] [Real]Absence check using 3 positive place invariants in 2 ms returned sat
[2023-03-19 19:36:39] [INFO ] After 276ms SMT Verify possible using state equation in real domain returned unsat :2 sat :1 real:1
[2023-03-19 19:36:39] [INFO ] State equation strengthened by 585 read => feed constraints.
[2023-03-19 19:36:40] [INFO ] After 422ms SMT Verify possible using 585 Read/Feed constraints in real domain returned unsat :2 sat :0 real:2
[2023-03-19 19:36:40] [INFO ] After 896ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:2
[2023-03-19 19:36:40] [INFO ] [Nat]Absence check using 3 positive place invariants in 3 ms returned sat
[2023-03-19 19:36:40] [INFO ] After 237ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :2
[2023-03-19 19:36:41] [INFO ] After 242ms SMT Verify possible using 585 Read/Feed constraints in natural domain returned unsat :2 sat :2
[2023-03-19 19:36:41] [INFO ] Deduced a trap composed of 14 places in 315 ms of which 17 ms to minimize.
[2023-03-19 19:36:41] [INFO ] Deduced a trap composed of 14 places in 465 ms of which 3 ms to minimize.
[2023-03-19 19:36:42] [INFO ] Deduced a trap composed of 18 places in 406 ms of which 2 ms to minimize.
[2023-03-19 19:36:42] [INFO ] Deduced a trap composed of 18 places in 331 ms of which 2 ms to minimize.
[2023-03-19 19:36:43] [INFO ] Deduced a trap composed of 17 places in 312 ms of which 2 ms to minimize.
[2023-03-19 19:36:43] [INFO ] Deduced a trap composed of 18 places in 289 ms of which 1 ms to minimize.
[2023-03-19 19:36:43] [INFO ] Deduced a trap composed of 16 places in 207 ms of which 1 ms to minimize.
[2023-03-19 19:36:43] [INFO ] Deduced a trap composed of 16 places in 154 ms of which 1 ms to minimize.
[2023-03-19 19:36:44] [INFO ] Deduced a trap composed of 16 places in 214 ms of which 1 ms to minimize.
[2023-03-19 19:36:44] [INFO ] Deduced a trap composed of 14 places in 294 ms of which 0 ms to minimize.
[2023-03-19 19:36:44] [INFO ] Deduced a trap composed of 17 places in 263 ms of which 1 ms to minimize.
[2023-03-19 19:36:44] [INFO ] Deduced a trap composed of 16 places in 218 ms of which 1 ms to minimize.
[2023-03-19 19:36:45] [INFO ] Deduced a trap composed of 14 places in 304 ms of which 1 ms to minimize.
[2023-03-19 19:36:45] [INFO ] Deduced a trap composed of 17 places in 256 ms of which 2 ms to minimize.
[2023-03-19 19:36:45] [INFO ] Deduced a trap composed of 14 places in 269 ms of which 1 ms to minimize.
[2023-03-19 19:36:46] [INFO ] Deduced a trap composed of 14 places in 191 ms of which 0 ms to minimize.
[2023-03-19 19:36:46] [INFO ] Deduced a trap composed of 16 places in 137 ms of which 1 ms to minimize.
[2023-03-19 19:36:46] [INFO ] Deduced a trap composed of 14 places in 139 ms of which 1 ms to minimize.
[2023-03-19 19:36:46] [INFO ] Deduced a trap composed of 14 places in 115 ms of which 0 ms to minimize.
[2023-03-19 19:36:46] [INFO ] Deduced a trap composed of 16 places in 95 ms of which 1 ms to minimize.
[2023-03-19 19:36:46] [INFO ] Deduced a trap composed of 16 places in 74 ms of which 1 ms to minimize.
[2023-03-19 19:36:46] [INFO ] Deduced a trap composed of 14 places in 76 ms of which 1 ms to minimize.
[2023-03-19 19:36:46] [INFO ] Trap strengthening (SAT) tested/added 23/22 trap constraints in 5849 ms
[2023-03-19 19:36:46] [INFO ] After 6178ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :2
Attempting to minimize the solution found.
Minimization took 89 ms.
[2023-03-19 19:36:47] [INFO ] After 6628ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :2
Fused 4 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 20 ms.
Support contains 3 out of 171 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 171/171 places, 732/732 transitions.
Graph (complete) has 470 edges and 171 vertex of which 170 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.17 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 15 transitions
Trivial Post-agglo rules discarded 15 transitions
Performed 15 trivial Post agglomeration. Transition count delta: 15
Iterating post reduction 0 with 32 rules applied. Total rules applied 33 place count 170 transition count 699
Reduce places removed 15 places and 0 transitions.
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 1 with 30 rules applied. Total rules applied 63 place count 155 transition count 684
Performed 33 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 33 Pre rules applied. Total rules applied 63 place count 155 transition count 651
Deduced a syphon composed of 33 places in 2 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 129 place count 122 transition count 651
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 139 place count 112 transition count 641
Iterating global reduction 2 with 10 rules applied. Total rules applied 149 place count 112 transition count 641
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 160 place count 101 transition count 630
Iterating global reduction 2 with 11 rules applied. Total rules applied 171 place count 101 transition count 630
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 172 place count 101 transition count 629
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 174 place count 99 transition count 627
Iterating global reduction 3 with 2 rules applied. Total rules applied 176 place count 99 transition count 627
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 177 place count 99 transition count 626
Performed 31 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 31 places in 1 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 4 with 62 rules applied. Total rules applied 239 place count 68 transition count 594
Drop transitions removed 7 transitions
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 4 with 14 rules applied. Total rules applied 253 place count 68 transition count 580
Discarding 15 places :
Symmetric choice reduction at 5 with 15 rule applications. Total rules 268 place count 53 transition count 565
Iterating global reduction 5 with 15 rules applied. Total rules applied 283 place count 53 transition count 565
Ensure Unique test removed 255 transitions
Reduce isomorphic transitions removed 255 transitions.
Iterating post reduction 5 with 255 rules applied. Total rules applied 538 place count 53 transition count 310
Discarding 8 places :
Symmetric choice reduction at 6 with 8 rule applications. Total rules 546 place count 45 transition count 302
Iterating global reduction 6 with 8 rules applied. Total rules applied 554 place count 45 transition count 302
Discarding 8 places :
Symmetric choice reduction at 6 with 8 rule applications. Total rules 562 place count 37 transition count 294
Iterating global reduction 6 with 8 rules applied. Total rules applied 570 place count 37 transition count 294
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 571 place count 37 transition count 293
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 6 with 2 rules applied. Total rules applied 573 place count 37 transition count 293
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 574 place count 37 transition count 292
Applied a total of 574 rules in 405 ms. Remains 37 /171 variables (removed 134) and now considering 292/732 (removed 440) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 406 ms. Remains : 37/171 places, 292/732 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 518 ms. (steps per millisecond=19 ) properties (out of 2) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 292 rows 37 cols
[2023-03-19 19:36:48] [INFO ] Computed 9 place invariants in 2 ms
[2023-03-19 19:36:48] [INFO ] [Real]Absence check using 9 positive place invariants in 3 ms returned sat
[2023-03-19 19:36:48] [INFO ] After 82ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-19 19:36:48] [INFO ] State equation strengthened by 287 read => feed constraints.
[2023-03-19 19:36:48] [INFO ] After 47ms SMT Verify possible using 287 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 19:36:48] [INFO ] After 170ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 19:36:48] [INFO ] [Nat]Absence check using 9 positive place invariants in 3 ms returned sat
[2023-03-19 19:36:48] [INFO ] After 70ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 19:36:48] [INFO ] After 41ms SMT Verify possible using 287 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 19:36:48] [INFO ] Deduced a trap composed of 6 places in 112 ms of which 1 ms to minimize.
[2023-03-19 19:36:48] [INFO ] Deduced a trap composed of 6 places in 129 ms of which 0 ms to minimize.
[2023-03-19 19:36:48] [INFO ] Deduced a trap composed of 6 places in 119 ms of which 1 ms to minimize.
[2023-03-19 19:36:48] [INFO ] Deduced a trap composed of 6 places in 103 ms of which 1 ms to minimize.
[2023-03-19 19:36:48] [INFO ] Deduced a trap composed of 6 places in 84 ms of which 1 ms to minimize.
[2023-03-19 19:36:49] [INFO ] Deduced a trap composed of 6 places in 68 ms of which 1 ms to minimize.
[2023-03-19 19:36:49] [INFO ] Deduced a trap composed of 6 places in 53 ms of which 1 ms to minimize.
[2023-03-19 19:36:49] [INFO ] Trap strengthening (SAT) tested/added 8/7 trap constraints in 757 ms
[2023-03-19 19:36:49] [INFO ] After 810ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 13 ms.
[2023-03-19 19:36:49] [INFO ] After 919ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished Parikh walk after 27 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=13 )
Parikh walk visited 1 properties in 1 ms.
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2023-03-19 19:36:49] [INFO ] Flatten gal took : 100 ms
[2023-03-19 19:36:49] [INFO ] Flatten gal took : 102 ms
[2023-03-19 19:36:49] [INFO ] Input system was already deterministic with 732 transitions.
Computed a total of 50 stabilizing places and 49 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Reduce places removed 1 places and 1 transitions.
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 86 transitions
Trivial Post-agglo rules discarded 86 transitions
Performed 86 trivial Post agglomeration. Transition count delta: 86
Iterating post reduction 0 with 87 rules applied. Total rules applied 87 place count 169 transition count 645
Reduce places removed 86 places and 0 transitions.
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 1 with 111 rules applied. Total rules applied 198 place count 83 transition count 620
Reduce places removed 8 places and 0 transitions.
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 17 rules applied. Total rules applied 215 place count 75 transition count 611
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 217 place count 74 transition count 610
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 7 Pre rules applied. Total rules applied 217 place count 74 transition count 603
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 4 with 14 rules applied. Total rules applied 231 place count 67 transition count 603
Discarding 16 places :
Symmetric choice reduction at 4 with 16 rule applications. Total rules 247 place count 51 transition count 587
Iterating global reduction 4 with 16 rules applied. Total rules applied 263 place count 51 transition count 587
Ensure Unique test removed 255 transitions
Reduce isomorphic transitions removed 255 transitions.
Iterating post reduction 4 with 255 rules applied. Total rules applied 518 place count 51 transition count 332
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 8 Pre rules applied. Total rules applied 518 place count 51 transition count 324
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 534 place count 43 transition count 324
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 536 place count 42 transition count 323
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 537 place count 42 transition count 322
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 6 with 8 rules applied. Total rules applied 545 place count 42 transition count 314
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 6 with 16 rules applied. Total rules applied 561 place count 34 transition count 306
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 562 place count 33 transition count 305
Applied a total of 562 rules in 302 ms. Remains 33 /171 variables (removed 138) and now considering 305/732 (removed 427) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 304 ms. Remains : 33/171 places, 305/732 transitions.
[2023-03-19 19:36:50] [INFO ] Flatten gal took : 20 ms
[2023-03-19 19:36:50] [INFO ] Flatten gal took : 23 ms
[2023-03-19 19:36:50] [INFO ] Input system was already deterministic with 305 transitions.
Starting structural reductions in LTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 167 transition count 728
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 167 transition count 728
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 167 transition count 727
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 11 place count 165 transition count 725
Iterating global reduction 1 with 2 rules applied. Total rules applied 13 place count 165 transition count 725
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 14 place count 165 transition count 724
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 15 place count 164 transition count 723
Iterating global reduction 2 with 1 rules applied. Total rules applied 16 place count 164 transition count 723
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 17 place count 163 transition count 722
Iterating global reduction 2 with 1 rules applied. Total rules applied 18 place count 163 transition count 722
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 19 place count 163 transition count 721
Applied a total of 19 rules in 32 ms. Remains 163 /171 variables (removed 8) and now considering 721/732 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 33 ms. Remains : 163/171 places, 721/732 transitions.
[2023-03-19 19:36:50] [INFO ] Flatten gal took : 43 ms
[2023-03-19 19:36:50] [INFO ] Flatten gal took : 47 ms
[2023-03-19 19:36:50] [INFO ] Input system was already deterministic with 721 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Reduce places removed 1 places and 1 transitions.
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 83 transitions
Trivial Post-agglo rules discarded 83 transitions
Performed 83 trivial Post agglomeration. Transition count delta: 83
Iterating post reduction 0 with 84 rules applied. Total rules applied 84 place count 169 transition count 648
Reduce places removed 83 places and 0 transitions.
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 1 with 105 rules applied. Total rules applied 189 place count 86 transition count 626
Reduce places removed 7 places and 0 transitions.
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 2 with 17 rules applied. Total rules applied 206 place count 79 transition count 616
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 6 rules applied. Total rules applied 212 place count 76 transition count 613
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 3 rules applied. Total rules applied 215 place count 75 transition count 611
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 217 place count 74 transition count 610
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 7 Pre rules applied. Total rules applied 217 place count 74 transition count 603
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 6 with 14 rules applied. Total rules applied 231 place count 67 transition count 603
Discarding 16 places :
Symmetric choice reduction at 6 with 16 rule applications. Total rules 247 place count 51 transition count 587
Iterating global reduction 6 with 16 rules applied. Total rules applied 263 place count 51 transition count 587
Ensure Unique test removed 255 transitions
Reduce isomorphic transitions removed 255 transitions.
Iterating post reduction 6 with 255 rules applied. Total rules applied 518 place count 51 transition count 332
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 8 Pre rules applied. Total rules applied 518 place count 51 transition count 324
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 7 with 16 rules applied. Total rules applied 534 place count 43 transition count 324
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 536 place count 42 transition count 323
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 537 place count 42 transition count 322
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 8 with 8 rules applied. Total rules applied 545 place count 42 transition count 314
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 8 with 16 rules applied. Total rules applied 561 place count 34 transition count 306
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 562 place count 33 transition count 305
Applied a total of 562 rules in 139 ms. Remains 33 /171 variables (removed 138) and now considering 305/732 (removed 427) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 140 ms. Remains : 33/171 places, 305/732 transitions.
[2023-03-19 19:36:50] [INFO ] Flatten gal took : 27 ms
[2023-03-19 19:36:50] [INFO ] Flatten gal took : 30 ms
[2023-03-19 19:36:50] [INFO ] Input system was already deterministic with 305 transitions.
Starting structural reductions in LTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 169 transition count 730
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 169 transition count 730
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 5 place count 169 transition count 729
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 6 place count 168 transition count 728
Iterating global reduction 1 with 1 rules applied. Total rules applied 7 place count 168 transition count 728
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 8 place count 168 transition count 727
Applied a total of 8 rules in 33 ms. Remains 168 /171 variables (removed 3) and now considering 727/732 (removed 5) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 34 ms. Remains : 168/171 places, 727/732 transitions.
[2023-03-19 19:36:50] [INFO ] Flatten gal took : 57 ms
[2023-03-19 19:36:50] [INFO ] Flatten gal took : 60 ms
[2023-03-19 19:36:50] [INFO ] Input system was already deterministic with 727 transitions.
Starting structural reductions in LTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 167 transition count 728
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 167 transition count 728
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 167 transition count 727
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 11 place count 165 transition count 725
Iterating global reduction 1 with 2 rules applied. Total rules applied 13 place count 165 transition count 725
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 14 place count 165 transition count 724
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 15 place count 164 transition count 723
Iterating global reduction 2 with 1 rules applied. Total rules applied 16 place count 164 transition count 723
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 17 place count 163 transition count 722
Iterating global reduction 2 with 1 rules applied. Total rules applied 18 place count 163 transition count 722
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 19 place count 163 transition count 721
Applied a total of 19 rules in 50 ms. Remains 163 /171 variables (removed 8) and now considering 721/732 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 51 ms. Remains : 163/171 places, 721/732 transitions.
[2023-03-19 19:36:51] [INFO ] Flatten gal took : 40 ms
[2023-03-19 19:36:51] [INFO ] Flatten gal took : 42 ms
[2023-03-19 19:36:51] [INFO ] Input system was already deterministic with 721 transitions.
Starting structural reductions in LTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 167 transition count 728
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 167 transition count 728
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 167 transition count 727
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 11 place count 165 transition count 725
Iterating global reduction 1 with 2 rules applied. Total rules applied 13 place count 165 transition count 725
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 14 place count 165 transition count 724
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 15 place count 164 transition count 723
Iterating global reduction 2 with 1 rules applied. Total rules applied 16 place count 164 transition count 723
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 17 place count 163 transition count 722
Iterating global reduction 2 with 1 rules applied. Total rules applied 18 place count 163 transition count 722
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 19 place count 163 transition count 721
Applied a total of 19 rules in 29 ms. Remains 163 /171 variables (removed 8) and now considering 721/732 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 163/171 places, 721/732 transitions.
[2023-03-19 19:36:51] [INFO ] Flatten gal took : 33 ms
[2023-03-19 19:36:51] [INFO ] Flatten gal took : 38 ms
[2023-03-19 19:36:51] [INFO ] Input system was already deterministic with 721 transitions.
Starting structural reductions in LTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 168 transition count 729
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 168 transition count 729
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 8 place count 166 transition count 727
Iterating global reduction 0 with 2 rules applied. Total rules applied 10 place count 166 transition count 727
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 11 place count 166 transition count 726
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 12 place count 165 transition count 725
Iterating global reduction 1 with 1 rules applied. Total rules applied 13 place count 165 transition count 725
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 14 place count 164 transition count 724
Iterating global reduction 1 with 1 rules applied. Total rules applied 15 place count 164 transition count 724
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 16 place count 164 transition count 723
Applied a total of 16 rules in 27 ms. Remains 164 /171 variables (removed 7) and now considering 723/732 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 164/171 places, 723/732 transitions.
[2023-03-19 19:36:51] [INFO ] Flatten gal took : 36 ms
[2023-03-19 19:36:51] [INFO ] Flatten gal took : 42 ms
[2023-03-19 19:36:51] [INFO ] Input system was already deterministic with 723 transitions.
Starting structural reductions in LTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 167 transition count 728
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 167 transition count 728
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 167 transition count 727
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 11 place count 165 transition count 725
Iterating global reduction 1 with 2 rules applied. Total rules applied 13 place count 165 transition count 725
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 14 place count 165 transition count 724
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 15 place count 164 transition count 723
Iterating global reduction 2 with 1 rules applied. Total rules applied 16 place count 164 transition count 723
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 17 place count 163 transition count 722
Iterating global reduction 2 with 1 rules applied. Total rules applied 18 place count 163 transition count 722
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 19 place count 163 transition count 721
Applied a total of 19 rules in 43 ms. Remains 163 /171 variables (removed 8) and now considering 721/732 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 43 ms. Remains : 163/171 places, 721/732 transitions.
[2023-03-19 19:36:51] [INFO ] Flatten gal took : 45 ms
[2023-03-19 19:36:51] [INFO ] Flatten gal took : 74 ms
[2023-03-19 19:36:51] [INFO ] Input system was already deterministic with 721 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Reduce places removed 1 places and 1 transitions.
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 86 transitions
Trivial Post-agglo rules discarded 86 transitions
Performed 86 trivial Post agglomeration. Transition count delta: 86
Iterating post reduction 0 with 87 rules applied. Total rules applied 87 place count 169 transition count 645
Reduce places removed 86 places and 0 transitions.
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 1 with 111 rules applied. Total rules applied 198 place count 83 transition count 620
Reduce places removed 8 places and 0 transitions.
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 17 rules applied. Total rules applied 215 place count 75 transition count 611
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 217 place count 74 transition count 610
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 7 Pre rules applied. Total rules applied 217 place count 74 transition count 603
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 4 with 14 rules applied. Total rules applied 231 place count 67 transition count 603
Discarding 16 places :
Symmetric choice reduction at 4 with 16 rule applications. Total rules 247 place count 51 transition count 587
Iterating global reduction 4 with 16 rules applied. Total rules applied 263 place count 51 transition count 587
Ensure Unique test removed 255 transitions
Reduce isomorphic transitions removed 255 transitions.
Iterating post reduction 4 with 255 rules applied. Total rules applied 518 place count 51 transition count 332
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 8 Pre rules applied. Total rules applied 518 place count 51 transition count 324
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 534 place count 43 transition count 324
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 536 place count 42 transition count 323
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 537 place count 42 transition count 322
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 6 with 8 rules applied. Total rules applied 545 place count 42 transition count 314
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 6 with 16 rules applied. Total rules applied 561 place count 34 transition count 306
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 562 place count 33 transition count 305
Applied a total of 562 rules in 144 ms. Remains 33 /171 variables (removed 138) and now considering 305/732 (removed 427) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 146 ms. Remains : 33/171 places, 305/732 transitions.
[2023-03-19 19:36:52] [INFO ] Flatten gal took : 15 ms
[2023-03-19 19:36:52] [INFO ] Flatten gal took : 17 ms
[2023-03-19 19:36:52] [INFO ] Input system was already deterministic with 305 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Reduce places removed 1 places and 1 transitions.
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 86 transitions
Trivial Post-agglo rules discarded 86 transitions
Performed 86 trivial Post agglomeration. Transition count delta: 86
Iterating post reduction 0 with 87 rules applied. Total rules applied 87 place count 169 transition count 645
Reduce places removed 86 places and 0 transitions.
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 1 with 111 rules applied. Total rules applied 198 place count 83 transition count 620
Reduce places removed 8 places and 0 transitions.
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 17 rules applied. Total rules applied 215 place count 75 transition count 611
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 217 place count 74 transition count 610
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 7 Pre rules applied. Total rules applied 217 place count 74 transition count 603
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 4 with 14 rules applied. Total rules applied 231 place count 67 transition count 603
Discarding 16 places :
Symmetric choice reduction at 4 with 16 rule applications. Total rules 247 place count 51 transition count 587
Iterating global reduction 4 with 16 rules applied. Total rules applied 263 place count 51 transition count 587
Ensure Unique test removed 255 transitions
Reduce isomorphic transitions removed 255 transitions.
Iterating post reduction 4 with 255 rules applied. Total rules applied 518 place count 51 transition count 332
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 8 Pre rules applied. Total rules applied 518 place count 51 transition count 324
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 534 place count 43 transition count 324
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 536 place count 42 transition count 323
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 537 place count 42 transition count 322
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 6 with 8 rules applied. Total rules applied 545 place count 42 transition count 314
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 6 with 16 rules applied. Total rules applied 561 place count 34 transition count 306
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 562 place count 33 transition count 305
Applied a total of 562 rules in 120 ms. Remains 33 /171 variables (removed 138) and now considering 305/732 (removed 427) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 120 ms. Remains : 33/171 places, 305/732 transitions.
[2023-03-19 19:36:52] [INFO ] Flatten gal took : 14 ms
[2023-03-19 19:36:52] [INFO ] Flatten gal took : 16 ms
[2023-03-19 19:36:52] [INFO ] Input system was already deterministic with 305 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Reduce places removed 1 places and 1 transitions.
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 86 transitions
Trivial Post-agglo rules discarded 86 transitions
Performed 86 trivial Post agglomeration. Transition count delta: 86
Iterating post reduction 0 with 87 rules applied. Total rules applied 87 place count 169 transition count 645
Reduce places removed 86 places and 0 transitions.
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 1 with 111 rules applied. Total rules applied 198 place count 83 transition count 620
Reduce places removed 8 places and 0 transitions.
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 17 rules applied. Total rules applied 215 place count 75 transition count 611
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 217 place count 74 transition count 610
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 7 Pre rules applied. Total rules applied 217 place count 74 transition count 603
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 4 with 14 rules applied. Total rules applied 231 place count 67 transition count 603
Discarding 16 places :
Symmetric choice reduction at 4 with 16 rule applications. Total rules 247 place count 51 transition count 587
Iterating global reduction 4 with 16 rules applied. Total rules applied 263 place count 51 transition count 587
Ensure Unique test removed 255 transitions
Reduce isomorphic transitions removed 255 transitions.
Iterating post reduction 4 with 255 rules applied. Total rules applied 518 place count 51 transition count 332
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 8 Pre rules applied. Total rules applied 518 place count 51 transition count 324
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 534 place count 43 transition count 324
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 536 place count 42 transition count 323
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 537 place count 42 transition count 322
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 6 with 8 rules applied. Total rules applied 545 place count 42 transition count 314
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 6 with 16 rules applied. Total rules applied 561 place count 34 transition count 306
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 562 place count 33 transition count 305
Applied a total of 562 rules in 109 ms. Remains 33 /171 variables (removed 138) and now considering 305/732 (removed 427) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 110 ms. Remains : 33/171 places, 305/732 transitions.
[2023-03-19 19:36:52] [INFO ] Flatten gal took : 14 ms
[2023-03-19 19:36:52] [INFO ] Flatten gal took : 16 ms
[2023-03-19 19:36:52] [INFO ] Input system was already deterministic with 305 transitions.
Starting structural reductions in LTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 167 transition count 728
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 167 transition count 728
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 167 transition count 727
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 11 place count 165 transition count 725
Iterating global reduction 1 with 2 rules applied. Total rules applied 13 place count 165 transition count 725
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 14 place count 165 transition count 724
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 15 place count 164 transition count 723
Iterating global reduction 2 with 1 rules applied. Total rules applied 16 place count 164 transition count 723
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 17 place count 163 transition count 722
Iterating global reduction 2 with 1 rules applied. Total rules applied 18 place count 163 transition count 722
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 19 place count 163 transition count 721
Applied a total of 19 rules in 25 ms. Remains 163 /171 variables (removed 8) and now considering 721/732 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 25 ms. Remains : 163/171 places, 721/732 transitions.
[2023-03-19 19:36:52] [INFO ] Flatten gal took : 31 ms
[2023-03-19 19:36:52] [INFO ] Flatten gal took : 34 ms
[2023-03-19 19:36:52] [INFO ] Input system was already deterministic with 721 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Reduce places removed 1 places and 1 transitions.
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 86 transitions
Trivial Post-agglo rules discarded 86 transitions
Performed 86 trivial Post agglomeration. Transition count delta: 86
Iterating post reduction 0 with 87 rules applied. Total rules applied 87 place count 169 transition count 645
Reduce places removed 86 places and 0 transitions.
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 1 with 111 rules applied. Total rules applied 198 place count 83 transition count 620
Reduce places removed 8 places and 0 transitions.
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 17 rules applied. Total rules applied 215 place count 75 transition count 611
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 217 place count 74 transition count 610
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 7 Pre rules applied. Total rules applied 217 place count 74 transition count 603
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 4 with 14 rules applied. Total rules applied 231 place count 67 transition count 603
Discarding 16 places :
Symmetric choice reduction at 4 with 16 rule applications. Total rules 247 place count 51 transition count 587
Iterating global reduction 4 with 16 rules applied. Total rules applied 263 place count 51 transition count 587
Ensure Unique test removed 255 transitions
Reduce isomorphic transitions removed 255 transitions.
Iterating post reduction 4 with 255 rules applied. Total rules applied 518 place count 51 transition count 332
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 8 Pre rules applied. Total rules applied 518 place count 51 transition count 324
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 534 place count 43 transition count 324
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 536 place count 42 transition count 323
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 537 place count 42 transition count 322
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 6 with 8 rules applied. Total rules applied 545 place count 42 transition count 314
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 6 with 16 rules applied. Total rules applied 561 place count 34 transition count 306
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 562 place count 33 transition count 305
Applied a total of 562 rules in 119 ms. Remains 33 /171 variables (removed 138) and now considering 305/732 (removed 427) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 120 ms. Remains : 33/171 places, 305/732 transitions.
[2023-03-19 19:36:52] [INFO ] Flatten gal took : 13 ms
[2023-03-19 19:36:52] [INFO ] Flatten gal took : 15 ms
[2023-03-19 19:36:52] [INFO ] Input system was already deterministic with 305 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Reduce places removed 1 places and 1 transitions.
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 84 transitions
Trivial Post-agglo rules discarded 84 transitions
Performed 84 trivial Post agglomeration. Transition count delta: 84
Iterating post reduction 0 with 85 rules applied. Total rules applied 85 place count 169 transition count 647
Reduce places removed 84 places and 0 transitions.
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 1 with 106 rules applied. Total rules applied 191 place count 85 transition count 625
Reduce places removed 7 places and 0 transitions.
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 15 rules applied. Total rules applied 206 place count 78 transition count 617
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 3 with 4 rules applied. Total rules applied 210 place count 77 transition count 614
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 5 rules applied. Total rules applied 215 place count 75 transition count 611
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 217 place count 74 transition count 610
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 7 Pre rules applied. Total rules applied 217 place count 74 transition count 603
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 6 with 14 rules applied. Total rules applied 231 place count 67 transition count 603
Discarding 16 places :
Symmetric choice reduction at 6 with 16 rule applications. Total rules 247 place count 51 transition count 587
Iterating global reduction 6 with 16 rules applied. Total rules applied 263 place count 51 transition count 587
Ensure Unique test removed 255 transitions
Reduce isomorphic transitions removed 255 transitions.
Iterating post reduction 6 with 255 rules applied. Total rules applied 518 place count 51 transition count 332
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 8 Pre rules applied. Total rules applied 518 place count 51 transition count 324
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 7 with 16 rules applied. Total rules applied 534 place count 43 transition count 324
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 536 place count 42 transition count 323
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 537 place count 42 transition count 322
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 8 with 8 rules applied. Total rules applied 545 place count 42 transition count 314
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 8 with 16 rules applied. Total rules applied 561 place count 34 transition count 306
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 562 place count 33 transition count 305
Applied a total of 562 rules in 110 ms. Remains 33 /171 variables (removed 138) and now considering 305/732 (removed 427) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 111 ms. Remains : 33/171 places, 305/732 transitions.
[2023-03-19 19:36:53] [INFO ] Flatten gal took : 14 ms
[2023-03-19 19:36:53] [INFO ] Flatten gal took : 22 ms
[2023-03-19 19:36:53] [INFO ] Input system was already deterministic with 305 transitions.
Starting structural reductions in LTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 167 transition count 728
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 167 transition count 728
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 167 transition count 727
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 11 place count 165 transition count 725
Iterating global reduction 1 with 2 rules applied. Total rules applied 13 place count 165 transition count 725
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 14 place count 165 transition count 724
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 15 place count 164 transition count 723
Iterating global reduction 2 with 1 rules applied. Total rules applied 16 place count 164 transition count 723
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 17 place count 163 transition count 722
Iterating global reduction 2 with 1 rules applied. Total rules applied 18 place count 163 transition count 722
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 19 place count 163 transition count 721
Applied a total of 19 rules in 24 ms. Remains 163 /171 variables (removed 8) and now considering 721/732 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 163/171 places, 721/732 transitions.
[2023-03-19 19:36:53] [INFO ] Flatten gal took : 29 ms
[2023-03-19 19:36:53] [INFO ] Flatten gal took : 33 ms
[2023-03-19 19:36:53] [INFO ] Input system was already deterministic with 721 transitions.
Starting structural reductions in LTL mode, iteration 0 : 171/171 places, 732/732 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 167 transition count 728
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 167 transition count 728
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 167 transition count 727
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 11 place count 165 transition count 725
Iterating global reduction 1 with 2 rules applied. Total rules applied 13 place count 165 transition count 725
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 14 place count 165 transition count 724
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 15 place count 164 transition count 723
Iterating global reduction 2 with 1 rules applied. Total rules applied 16 place count 164 transition count 723
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 17 place count 163 transition count 722
Iterating global reduction 2 with 1 rules applied. Total rules applied 18 place count 163 transition count 722
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 19 place count 163 transition count 721
Applied a total of 19 rules in 23 ms. Remains 163 /171 variables (removed 8) and now considering 721/732 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 25 ms. Remains : 163/171 places, 721/732 transitions.
[2023-03-19 19:36:53] [INFO ] Flatten gal took : 29 ms
[2023-03-19 19:36:53] [INFO ] Flatten gal took : 41 ms
[2023-03-19 19:36:53] [INFO ] Input system was already deterministic with 721 transitions.
[2023-03-19 19:36:53] [INFO ] Flatten gal took : 36 ms
[2023-03-19 19:36:53] [INFO ] Flatten gal took : 36 ms
[2023-03-19 19:36:53] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 10 ms.
[2023-03-19 19:36:53] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 171 places, 732 transitions and 8874 arcs took 12 ms.
Total runtime 22098 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT StigmergyCommit-PT-07a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA StigmergyCommit-PT-07a-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-07a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679255548609
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:207
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 7 (type EXCL) for 6 StigmergyCommit-PT-07a-CTLFireability-02
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 7 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-02
lola: result : true
lola: markings : 6839
lola: fired transitions : 94165
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 StigmergyCommit-PT-07a-CTLFireability-14
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/224 2/32 StigmergyCommit-PT-07a-CTLFireability-14 413175 m, 82635 m/sec, 2332469 t fired, .
Time elapsed: 8 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/224 4/32 StigmergyCommit-PT-07a-CTLFireability-14 813689 m, 80102 m/sec, 4982545 t fired, .
Time elapsed: 13 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/224 6/32 StigmergyCommit-PT-07a-CTLFireability-14 1206921 m, 78646 m/sec, 7622375 t fired, .
Time elapsed: 18 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/224 7/32 StigmergyCommit-PT-07a-CTLFireability-14 1544007 m, 67417 m/sec, 9912006 t fired, .
Time elapsed: 23 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 25/224 9/32 StigmergyCommit-PT-07a-CTLFireability-14 1909138 m, 73026 m/sec, 12358029 t fired, .
Time elapsed: 28 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 47 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-14
lola: result : false
lola: markings : 2237838
lola: fired transitions : 14628414
lola: time used : 29.000000
lola: memory pages used : 10
lola: LAUNCH task # 50 (type EXCL) for 49 StigmergyCommit-PT-07a-CTLFireability-15
lola: time limit : 237 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 1/237 1/32 StigmergyCommit-PT-07a-CTLFireability-15 16354 m, 3270 m/sec, 90130 t fired, .
Time elapsed: 33 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 6/237 1/32 StigmergyCommit-PT-07a-CTLFireability-15 225971 m, 41923 m/sec, 1524613 t fired, .
Time elapsed: 38 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 11/237 2/32 StigmergyCommit-PT-07a-CTLFireability-15 435844 m, 41974 m/sec, 3006182 t fired, .
Time elapsed: 43 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 16/237 3/32 StigmergyCommit-PT-07a-CTLFireability-15 593205 m, 31472 m/sec, 4266141 t fired, .
Time elapsed: 48 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 21/237 4/32 StigmergyCommit-PT-07a-CTLFireability-15 773271 m, 36013 m/sec, 5687034 t fired, .
Time elapsed: 53 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 26/237 5/32 StigmergyCommit-PT-07a-CTLFireability-15 968188 m, 38983 m/sec, 7220024 t fired, .
Time elapsed: 58 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 31/237 6/32 StigmergyCommit-PT-07a-CTLFireability-15 1190950 m, 44552 m/sec, 8947002 t fired, .
Time elapsed: 63 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 36/237 7/32 StigmergyCommit-PT-07a-CTLFireability-15 1393620 m, 40534 m/sec, 10577459 t fired, .
Time elapsed: 68 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 41/237 8/32 StigmergyCommit-PT-07a-CTLFireability-15 1601494 m, 41574 m/sec, 12190606 t fired, .
Time elapsed: 73 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 46/237 8/32 StigmergyCommit-PT-07a-CTLFireability-15 1817541 m, 43209 m/sec, 13922255 t fired, .
Time elapsed: 78 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 51/237 9/32 StigmergyCommit-PT-07a-CTLFireability-15 2016086 m, 39709 m/sec, 15458867 t fired, .
Time elapsed: 83 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 56/237 10/32 StigmergyCommit-PT-07a-CTLFireability-15 2234830 m, 43748 m/sec, 17223389 t fired, .
Time elapsed: 88 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 61/237 11/32 StigmergyCommit-PT-07a-CTLFireability-15 2438818 m, 40797 m/sec, 18804409 t fired, .
Time elapsed: 93 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 66/237 12/32 StigmergyCommit-PT-07a-CTLFireability-15 2645647 m, 41365 m/sec, 20405239 t fired, .
Time elapsed: 98 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 71/237 13/32 StigmergyCommit-PT-07a-CTLFireability-15 2864253 m, 43721 m/sec, 22160030 t fired, .
Time elapsed: 103 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 76/237 14/32 StigmergyCommit-PT-07a-CTLFireability-15 3063843 m, 39918 m/sec, 23706859 t fired, .
Time elapsed: 108 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 81/237 15/32 StigmergyCommit-PT-07a-CTLFireability-15 3264604 m, 40152 m/sec, 25312229 t fired, .
Time elapsed: 113 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 86/237 16/32 StigmergyCommit-PT-07a-CTLFireability-15 3469633 m, 41005 m/sec, 26924928 t fired, .
Time elapsed: 118 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 91/237 17/32 StigmergyCommit-PT-07a-CTLFireability-15 3663850 m, 38843 m/sec, 28465913 t fired, .
Time elapsed: 123 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 96/237 17/32 StigmergyCommit-PT-07a-CTLFireability-15 3869213 m, 41072 m/sec, 30111274 t fired, .
Time elapsed: 128 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 101/237 18/32 StigmergyCommit-PT-07a-CTLFireability-15 4076293 m, 41416 m/sec, 31716072 t fired, .
Time elapsed: 133 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 106/237 19/32 StigmergyCommit-PT-07a-CTLFireability-15 4270150 m, 38771 m/sec, 33277541 t fired, .
Time elapsed: 138 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 111/237 20/32 StigmergyCommit-PT-07a-CTLFireability-15 4478366 m, 41643 m/sec, 34955331 t fired, .
Time elapsed: 143 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 116/237 21/32 StigmergyCommit-PT-07a-CTLFireability-15 4682170 m, 40760 m/sec, 36582094 t fired, .
Time elapsed: 148 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 121/237 22/32 StigmergyCommit-PT-07a-CTLFireability-15 4874239 m, 38413 m/sec, 38080930 t fired, .
Time elapsed: 153 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 126/237 23/32 StigmergyCommit-PT-07a-CTLFireability-15 5078851 m, 40922 m/sec, 39730343 t fired, .
Time elapsed: 158 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 131/237 24/32 StigmergyCommit-PT-07a-CTLFireability-15 5279953 m, 40220 m/sec, 41349181 t fired, .
Time elapsed: 163 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 136/237 24/32 StigmergyCommit-PT-07a-CTLFireability-15 5488128 m, 41635 m/sec, 42995353 t fired, .
Time elapsed: 168 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 141/237 25/32 StigmergyCommit-PT-07a-CTLFireability-15 5693432 m, 41060 m/sec, 44630696 t fired, .
Time elapsed: 173 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 146/237 26/32 StigmergyCommit-PT-07a-CTLFireability-15 5911868 m, 43687 m/sec, 46382214 t fired, .
Time elapsed: 178 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 151/237 27/32 StigmergyCommit-PT-07a-CTLFireability-15 6126450 m, 42916 m/sec, 48111900 t fired, .
Time elapsed: 183 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 156/237 28/32 StigmergyCommit-PT-07a-CTLFireability-15 6339590 m, 42628 m/sec, 49854192 t fired, .
Time elapsed: 188 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 161/237 29/32 StigmergyCommit-PT-07a-CTLFireability-15 6533586 m, 38799 m/sec, 51354563 t fired, .
Time elapsed: 193 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 166/237 30/32 StigmergyCommit-PT-07a-CTLFireability-15 6740702 m, 41423 m/sec, 53016007 t fired, .
Time elapsed: 198 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 171/237 31/32 StigmergyCommit-PT-07a-CTLFireability-15 6946949 m, 41249 m/sec, 54674971 t fired, .
Time elapsed: 203 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 176/237 32/32 StigmergyCommit-PT-07a-CTLFireability-15 7151349 m, 40880 m/sec, 56334958 t fired, .
Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 33 StigmergyCommit-PT-07a-CTLFireability-11
lola: time limit : 241 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-11
lola: result : true
lola: markings : 415
lola: fired transitions : 708
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 StigmergyCommit-PT-07a-CTLFireability-07
lola: time limit : 282 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/282 2/32 StigmergyCommit-PT-07a-CTLFireability-07 242543 m, 48508 m/sec, 2128339 t fired, .
Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/282 3/32 StigmergyCommit-PT-07a-CTLFireability-07 496070 m, 50705 m/sec, 4482863 t fired, .
Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/282 4/32 StigmergyCommit-PT-07a-CTLFireability-07 733686 m, 47523 m/sec, 6866946 t fired, .
Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/282 5/32 StigmergyCommit-PT-07a-CTLFireability-07 980960 m, 49454 m/sec, 9287290 t fired, .
Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/282 6/32 StigmergyCommit-PT-07a-CTLFireability-07 1224577 m, 48723 m/sec, 11670234 t fired, .
Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/282 7/32 StigmergyCommit-PT-07a-CTLFireability-07 1461678 m, 47420 m/sec, 14050114 t fired, .
Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/282 8/32 StigmergyCommit-PT-07a-CTLFireability-07 1703596 m, 48383 m/sec, 16414869 t fired, .
Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/282 9/32 StigmergyCommit-PT-07a-CTLFireability-07 1942573 m, 47795 m/sec, 18750660 t fired, .
Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/282 10/32 StigmergyCommit-PT-07a-CTLFireability-07 2172984 m, 46082 m/sec, 21072181 t fired, .
Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/282 11/32 StigmergyCommit-PT-07a-CTLFireability-07 2417892 m, 48981 m/sec, 23477426 t fired, .
Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/282 12/32 StigmergyCommit-PT-07a-CTLFireability-07 2667834 m, 49988 m/sec, 25914677 t fired, .
Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 60/282 13/32 StigmergyCommit-PT-07a-CTLFireability-07 2910971 m, 48627 m/sec, 28357403 t fired, .
Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 65/282 14/32 StigmergyCommit-PT-07a-CTLFireability-07 3146011 m, 47008 m/sec, 30652600 t fired, .
Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 70/282 15/32 StigmergyCommit-PT-07a-CTLFireability-07 3365959 m, 43989 m/sec, 32860327 t fired, .
Time elapsed: 283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 75/282 16/32 StigmergyCommit-PT-07a-CTLFireability-07 3604217 m, 47651 m/sec, 35195485 t fired, .
Time elapsed: 288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 80/282 17/32 StigmergyCommit-PT-07a-CTLFireability-07 3833705 m, 45897 m/sec, 37498219 t fired, .
Time elapsed: 293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 85/282 18/32 StigmergyCommit-PT-07a-CTLFireability-07 4068508 m, 46960 m/sec, 39794306 t fired, .
Time elapsed: 298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 90/282 19/32 StigmergyCommit-PT-07a-CTLFireability-07 4298339 m, 45966 m/sec, 42104889 t fired, .
Time elapsed: 303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 95/282 20/32 StigmergyCommit-PT-07a-CTLFireability-07 4528550 m, 46042 m/sec, 44413969 t fired, .
Time elapsed: 308 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 100/282 21/32 StigmergyCommit-PT-07a-CTLFireability-07 4758051 m, 45900 m/sec, 46663584 t fired, .
Time elapsed: 313 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 105/282 22/32 StigmergyCommit-PT-07a-CTLFireability-07 4984240 m, 45237 m/sec, 48935500 t fired, .
Time elapsed: 318 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 110/282 23/32 StigmergyCommit-PT-07a-CTLFireability-07 5208659 m, 44883 m/sec, 51191807 t fired, .
Time elapsed: 323 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 115/282 24/32 StigmergyCommit-PT-07a-CTLFireability-07 5424036 m, 43075 m/sec, 53369485 t fired, .
Time elapsed: 328 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 120/282 25/32 StigmergyCommit-PT-07a-CTLFireability-07 5671222 m, 49437 m/sec, 55790605 t fired, .
Time elapsed: 333 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 125/282 26/32 StigmergyCommit-PT-07a-CTLFireability-07 5912878 m, 48331 m/sec, 58216320 t fired, .
Time elapsed: 338 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 130/282 27/32 StigmergyCommit-PT-07a-CTLFireability-07 6144819 m, 46388 m/sec, 60552442 t fired, .
Time elapsed: 343 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 135/282 28/32 StigmergyCommit-PT-07a-CTLFireability-07 6373116 m, 45659 m/sec, 62847366 t fired, .
Time elapsed: 348 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 140/282 29/32 StigmergyCommit-PT-07a-CTLFireability-07 6604949 m, 46366 m/sec, 65136640 t fired, .
Time elapsed: 353 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 145/282 30/32 StigmergyCommit-PT-07a-CTLFireability-07 6837470 m, 46504 m/sec, 67472800 t fired, .
Time elapsed: 358 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 150/282 31/32 StigmergyCommit-PT-07a-CTLFireability-07 7056268 m, 43759 m/sec, 69675201 t fired, .
Time elapsed: 363 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 155/282 32/32 StigmergyCommit-PT-07a-CTLFireability-07 7272422 m, 43230 m/sec, 71865022 t fired, .
Time elapsed: 368 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 373 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 StigmergyCommit-PT-07a-CTLFireability-06
lola: time limit : 293 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/293 2/32 StigmergyCommit-PT-07a-CTLFireability-06 442926 m, 88585 m/sec, 2506437 t fired, .
Time elapsed: 378 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/293 4/32 StigmergyCommit-PT-07a-CTLFireability-06 839363 m, 79287 m/sec, 5163458 t fired, .
Time elapsed: 383 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/293 6/32 StigmergyCommit-PT-07a-CTLFireability-06 1228058 m, 77739 m/sec, 7768435 t fired, .
Time elapsed: 388 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/293 8/32 StigmergyCommit-PT-07a-CTLFireability-06 1610813 m, 76551 m/sec, 10373911 t fired, .
Time elapsed: 393 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/293 9/32 StigmergyCommit-PT-07a-CTLFireability-06 1991097 m, 76056 m/sec, 12914867 t fired, .
Time elapsed: 398 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 19 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-06
lola: result : true
lola: markings : 2237839
lola: fired transitions : 14628415
lola: time used : 28.000000
lola: memory pages used : 10
lola: LAUNCH task # 16 (type EXCL) for 15 StigmergyCommit-PT-07a-CTLFireability-05
lola: time limit : 319 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 2/319 1/32 StigmergyCommit-PT-07a-CTLFireability-05 140619 m, 28123 m/sec, 740667 t fired, .
Time elapsed: 403 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 7/319 3/32 StigmergyCommit-PT-07a-CTLFireability-05 562301 m, 84336 m/sec, 3310197 t fired, .
Time elapsed: 408 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 12/319 5/32 StigmergyCommit-PT-07a-CTLFireability-05 944696 m, 76479 m/sec, 5901237 t fired, .
Time elapsed: 413 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 17/319 6/32 StigmergyCommit-PT-07a-CTLFireability-05 1313937 m, 73848 m/sec, 8363945 t fired, .
Time elapsed: 418 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 22/319 8/32 StigmergyCommit-PT-07a-CTLFireability-05 1691228 m, 75458 m/sec, 10932525 t fired, .
Time elapsed: 423 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 27/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2066923 m, 75139 m/sec, 13443013 t fired, .
Time elapsed: 428 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 32/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2237927 m, 34200 m/sec, 15638604 t fired, .
Time elapsed: 433 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 37/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2237927 m, 0 m/sec, 17691355 t fired, .
Time elapsed: 438 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 42/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2238004 m, 15 m/sec, 19947134 t fired, .
Time elapsed: 443 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 47/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2238047 m, 8 m/sec, 21694020 t fired, .
Time elapsed: 448 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 52/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2238047 m, 0 m/sec, 23573824 t fired, .
Time elapsed: 453 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 57/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2238109 m, 12 m/sec, 25543411 t fired, .
Time elapsed: 458 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 62/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2238224 m, 23 m/sec, 27584197 t fired, .
Time elapsed: 463 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 67/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2238224 m, 0 m/sec, 29732420 t fired, .
Time elapsed: 468 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 72/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2238255 m, 6 m/sec, 32039678 t fired, .
Time elapsed: 473 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 77/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2238287 m, 6 m/sec, 34123500 t fired, .
Time elapsed: 478 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 82/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2238287 m, 0 m/sec, 36277930 t fired, .
Time elapsed: 483 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 87/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2238364 m, 15 m/sec, 38594292 t fired, .
Time elapsed: 488 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 92/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2238661 m, 59 m/sec, 40664560 t fired, .
Time elapsed: 493 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 97/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2238676 m, 3 m/sec, 42888333 t fired, .
Time elapsed: 498 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 102/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2238883 m, 41 m/sec, 45153273 t fired, .
Time elapsed: 503 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 107/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2238970 m, 17 m/sec, 47052503 t fired, .
Time elapsed: 508 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 112/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2239091 m, 24 m/sec, 49216928 t fired, .
Time elapsed: 513 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 117/319 10/32 StigmergyCommit-PT-07a-CTLFireability-05 2241859 m, 553 m/sec, 51415923 t fired, .
Time elapsed: 518 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 122/319 11/32 StigmergyCommit-PT-07a-CTLFireability-05 2425684 m, 36765 m/sec, 53672133 t fired, .
Time elapsed: 523 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 127/319 11/32 StigmergyCommit-PT-07a-CTLFireability-05 2451614 m, 5186 m/sec, 55862565 t fired, .
Time elapsed: 528 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 132/319 12/32 StigmergyCommit-PT-07a-CTLFireability-05 2559737 m, 21624 m/sec, 58145576 t fired, .
Time elapsed: 533 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 137/319 13/32 StigmergyCommit-PT-07a-CTLFireability-05 2892470 m, 66546 m/sec, 60757954 t fired, .
Time elapsed: 538 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 142/319 13/32 StigmergyCommit-PT-07a-CTLFireability-05 2892533 m, 12 m/sec, 62926260 t fired, .
Time elapsed: 543 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 147/319 13/32 StigmergyCommit-PT-07a-CTLFireability-05 2892611 m, 15 m/sec, 65267888 t fired, .
Time elapsed: 548 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 152/319 13/32 StigmergyCommit-PT-07a-CTLFireability-05 2936731 m, 8824 m/sec, 67663925 t fired, .
Time elapsed: 553 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 157/319 15/32 StigmergyCommit-PT-07a-CTLFireability-05 3273167 m, 67287 m/sec, 70083902 t fired, .
Time elapsed: 558 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 162/319 15/32 StigmergyCommit-PT-07a-CTLFireability-05 3359096 m, 17185 m/sec, 72177749 t fired, .
Time elapsed: 563 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 167/319 15/32 StigmergyCommit-PT-07a-CTLFireability-05 3359118 m, 4 m/sec, 74235375 t fired, .
Time elapsed: 568 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 172/319 15/32 StigmergyCommit-PT-07a-CTLFireability-05 3359162 m, 8 m/sec, 76259355 t fired, .
Time elapsed: 573 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 177/319 15/32 StigmergyCommit-PT-07a-CTLFireability-05 3421412 m, 12450 m/sec, 78422332 t fired, .
Time elapsed: 578 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 182/319 16/32 StigmergyCommit-PT-07a-CTLFireability-05 3633401 m, 42397 m/sec, 80784018 t fired, .
Time elapsed: 583 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 187/319 18/32 StigmergyCommit-PT-07a-CTLFireability-05 3919012 m, 57122 m/sec, 83184720 t fired, .
Time elapsed: 588 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 192/319 18/32 StigmergyCommit-PT-07a-CTLFireability-05 3919021 m, 1 m/sec, 85201100 t fired, .
Time elapsed: 593 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 197/319 18/32 StigmergyCommit-PT-07a-CTLFireability-05 3919030 m, 1 m/sec, 87404358 t fired, .
Time elapsed: 598 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 202/319 18/32 StigmergyCommit-PT-07a-CTLFireability-05 3919067 m, 7 m/sec, 89594211 t fired, .
Time elapsed: 603 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 207/319 18/32 StigmergyCommit-PT-07a-CTLFireability-05 3989077 m, 14002 m/sec, 91845545 t fired, .
Time elapsed: 608 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 212/319 19/32 StigmergyCommit-PT-07a-CTLFireability-05 4179598 m, 38104 m/sec, 94199907 t fired, .
Time elapsed: 613 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 217/319 20/32 StigmergyCommit-PT-07a-CTLFireability-05 4534856 m, 71051 m/sec, 96708038 t fired, .
Time elapsed: 618 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 222/319 20/32 StigmergyCommit-PT-07a-CTLFireability-05 4572250 m, 7478 m/sec, 98770182 t fired, .
Time elapsed: 623 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 227/319 20/32 StigmergyCommit-PT-07a-CTLFireability-05 4572252 m, 0 m/sec, 100956112 t fired, .
Time elapsed: 628 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 232/319 20/32 StigmergyCommit-PT-07a-CTLFireability-05 4572255 m, 0 m/sec, 103138810 t fired, .
Time elapsed: 633 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 237/319 20/32 StigmergyCommit-PT-07a-CTLFireability-05 4572294 m, 7 m/sec, 105395308 t fired, .
Time elapsed: 638 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 242/319 21/32 StigmergyCommit-PT-07a-CTLFireability-05 4653942 m, 16329 m/sec, 107595410 t fired, .
Time elapsed: 643 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 247/319 22/32 StigmergyCommit-PT-07a-CTLFireability-05 4816983 m, 32608 m/sec, 109917736 t fired, .
Time elapsed: 648 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 252/319 23/32 StigmergyCommit-PT-07a-CTLFireability-05 5166558 m, 69915 m/sec, 112377470 t fired, .
Time elapsed: 653 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 257/319 24/32 StigmergyCommit-PT-07a-CTLFireability-05 5334342 m, 33556 m/sec, 114559237 t fired, .
Time elapsed: 658 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 262/319 24/32 StigmergyCommit-PT-07a-CTLFireability-05 5334342 m, 0 m/sec, 116549850 t fired, .
Time elapsed: 663 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 267/319 24/32 StigmergyCommit-PT-07a-CTLFireability-05 5334342 m, 0 m/sec, 118686840 t fired, .
Time elapsed: 668 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 272/319 24/32 StigmergyCommit-PT-07a-CTLFireability-05 5334346 m, 0 m/sec, 120824398 t fired, .
Time elapsed: 673 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 277/319 24/32 StigmergyCommit-PT-07a-CTLFireability-05 5334352 m, 1 m/sec, 122994117 t fired, .
Time elapsed: 678 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 282/319 24/32 StigmergyCommit-PT-07a-CTLFireability-05 5380310 m, 9191 m/sec, 125177486 t fired, .
Time elapsed: 683 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 287/319 24/32 StigmergyCommit-PT-07a-CTLFireability-05 5443228 m, 12583 m/sec, 127315103 t fired, .
Time elapsed: 688 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 292/319 26/32 StigmergyCommit-PT-07a-CTLFireability-05 5787237 m, 68801 m/sec, 129905072 t fired, .
Time elapsed: 693 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 297/319 27/32 StigmergyCommit-PT-07a-CTLFireability-05 6141860 m, 70924 m/sec, 132407762 t fired, .
Time elapsed: 698 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 302/319 28/32 StigmergyCommit-PT-07a-CTLFireability-05 6223420 m, 16312 m/sec, 134512831 t fired, .
Time elapsed: 703 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 307/319 28/32 StigmergyCommit-PT-07a-CTLFireability-05 6223420 m, 0 m/sec, 136685088 t fired, .
Time elapsed: 708 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 312/319 28/32 StigmergyCommit-PT-07a-CTLFireability-05 6223420 m, 0 m/sec, 138831832 t fired, .
Time elapsed: 713 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 317/319 28/32 StigmergyCommit-PT-07a-CTLFireability-05 6223420 m, 0 m/sec, 141144397 t fired, .
Time elapsed: 718 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 1 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 723 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 StigmergyCommit-PT-07a-CTLFireability-04
lola: time limit : 319 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 16 (type EXCL) for 15 StigmergyCommit-PT-07a-CTLFireability-05
lola: time limit : 2877 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/319 2/32 StigmergyCommit-PT-07a-CTLFireability-04 227391 m, 45478 m/sec, 2714082 t fired, .
16 CTL EXCL 5/2877 2/5 StigmergyCommit-PT-07a-CTLFireability-05 422948 m, -1160094 m/sec, 2389444 t fired, .
Time elapsed: 728 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/319 2/32 StigmergyCommit-PT-07a-CTLFireability-04 431503 m, 40822 m/sec, 5435844 t fired, .
16 CTL EXCL 10/287 4/5 StigmergyCommit-PT-07a-CTLFireability-05 816716 m, 78753 m/sec, 5001740 t fired, .
Time elapsed: 733 secs. Pages in use: 35
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/319 4/32 StigmergyCommit-PT-07a-CTLFireability-04 727716 m, 59242 m/sec, 8130784 t fired, .
Time elapsed: 738 secs. Pages in use: 38
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/319 5/32 StigmergyCommit-PT-07a-CTLFireability-04 1005306 m, 55518 m/sec, 10765086 t fired, .
Time elapsed: 743 secs. Pages in use: 38
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/319 6/32 StigmergyCommit-PT-07a-CTLFireability-04 1286520 m, 56242 m/sec, 13521907 t fired, .
Time elapsed: 748 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/319 7/32 StigmergyCommit-PT-07a-CTLFireability-04 1561694 m, 55034 m/sec, 16288807 t fired, .
Time elapsed: 753 secs. Pages in use: 40
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/319 9/32 StigmergyCommit-PT-07a-CTLFireability-04 1831354 m, 53932 m/sec, 18927548 t fired, .
Time elapsed: 758 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/319 10/32 StigmergyCommit-PT-07a-CTLFireability-04 2106859 m, 55101 m/sec, 21637459 t fired, .
Time elapsed: 763 secs. Pages in use: 43
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/319 11/32 StigmergyCommit-PT-07a-CTLFireability-04 2378765 m, 54381 m/sec, 24308415 t fired, .
Time elapsed: 768 secs. Pages in use: 44
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/319 12/32 StigmergyCommit-PT-07a-CTLFireability-04 2644362 m, 53119 m/sec, 26968577 t fired, .
Time elapsed: 773 secs. Pages in use: 45
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/319 13/32 StigmergyCommit-PT-07a-CTLFireability-04 2917993 m, 54726 m/sec, 29666672 t fired, .
Time elapsed: 778 secs. Pages in use: 46
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/319 15/32 StigmergyCommit-PT-07a-CTLFireability-04 3205234 m, 57448 m/sec, 32485695 t fired, .
Time elapsed: 783 secs. Pages in use: 48
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/319 16/32 StigmergyCommit-PT-07a-CTLFireability-04 3487477 m, 56448 m/sec, 35253126 t fired, .
Time elapsed: 788 secs. Pages in use: 50
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 70/319 17/32 StigmergyCommit-PT-07a-CTLFireability-04 3719675 m, 46439 m/sec, 37582501 t fired, .
Time elapsed: 793 secs. Pages in use: 51
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 75/319 18/32 StigmergyCommit-PT-07a-CTLFireability-04 3956980 m, 47461 m/sec, 39900925 t fired, .
Time elapsed: 798 secs. Pages in use: 52
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 80/319 19/32 StigmergyCommit-PT-07a-CTLFireability-04 4212371 m, 51078 m/sec, 42466262 t fired, .
Time elapsed: 803 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 85/319 20/32 StigmergyCommit-PT-07a-CTLFireability-04 4465536 m, 50633 m/sec, 44994589 t fired, .
Time elapsed: 808 secs. Pages in use: 54
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 90/319 21/32 StigmergyCommit-PT-07a-CTLFireability-04 4731426 m, 53178 m/sec, 47620376 t fired, .
Time elapsed: 813 secs. Pages in use: 55
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 95/319 22/32 StigmergyCommit-PT-07a-CTLFireability-04 4987035 m, 51121 m/sec, 50188650 t fired, .
Time elapsed: 818 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 16 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-05
lola: result : false
lola: markings : 1136139
lola: fired transitions : 7141814
lola: time used : 99.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 100/319 23/32 StigmergyCommit-PT-07a-CTLFireability-04 5240166 m, 50626 m/sec, 52680032 t fired, .
Time elapsed: 823 secs. Pages in use: 57
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 105/319 24/32 StigmergyCommit-PT-07a-CTLFireability-04 5477543 m, 47475 m/sec, 55061672 t fired, .
Time elapsed: 828 secs. Pages in use: 58
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 110/319 26/32 StigmergyCommit-PT-07a-CTLFireability-04 5728985 m, 50288 m/sec, 57587316 t fired, .
Time elapsed: 833 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 115/319 27/32 StigmergyCommit-PT-07a-CTLFireability-04 5991608 m, 52524 m/sec, 60175766 t fired, .
Time elapsed: 838 secs. Pages in use: 61
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 120/319 28/32 StigmergyCommit-PT-07a-CTLFireability-04 6264445 m, 54567 m/sec, 62920022 t fired, .
Time elapsed: 843 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 125/319 29/32 StigmergyCommit-PT-07a-CTLFireability-04 6530977 m, 53306 m/sec, 65599203 t fired, .
Time elapsed: 848 secs. Pages in use: 63
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 130/319 30/32 StigmergyCommit-PT-07a-CTLFireability-04 6787655 m, 51335 m/sec, 68201739 t fired, .
Time elapsed: 853 secs. Pages in use: 64
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 135/319 31/32 StigmergyCommit-PT-07a-CTLFireability-04 7053813 m, 53231 m/sec, 70813961 t fired, .
Time elapsed: 858 secs. Pages in use: 65
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 863 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 StigmergyCommit-PT-07a-CTLFireability-03
lola: time limit : 342 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/342 2/32 StigmergyCommit-PT-07a-CTLFireability-03 434560 m, 86912 m/sec, 2767742 t fired, .
Time elapsed: 868 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/342 4/32 StigmergyCommit-PT-07a-CTLFireability-03 805529 m, 74193 m/sec, 5403923 t fired, .
Time elapsed: 873 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/342 6/32 StigmergyCommit-PT-07a-CTLFireability-03 1142889 m, 67472 m/sec, 8013581 t fired, .
Time elapsed: 878 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/342 7/32 StigmergyCommit-PT-07a-CTLFireability-03 1481582 m, 67738 m/sec, 10607993 t fired, .
Time elapsed: 883 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/342 9/32 StigmergyCommit-PT-07a-CTLFireability-03 1815336 m, 66750 m/sec, 13197941 t fired, .
Time elapsed: 888 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/342 10/32 StigmergyCommit-PT-07a-CTLFireability-03 2144203 m, 65773 m/sec, 15731545 t fired, .
Time elapsed: 893 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/342 11/32 StigmergyCommit-PT-07a-CTLFireability-03 2466998 m, 64559 m/sec, 18274816 t fired, .
Time elapsed: 898 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 10 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-03
lola: result : false
lola: markings : 2493498
lola: fired transitions : 18494516
lola: time used : 36.000000
lola: memory pages used : 12
lola: LAUNCH task # 4 (type EXCL) for 3 StigmergyCommit-PT-07a-CTLFireability-01
lola: time limit : 385 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-03: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 4/385 2/32 StigmergyCommit-PT-07a-CTLFireability-01 399320 m, 79864 m/sec, 2531675 t fired, .
Time elapsed: 903 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-03: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 9/385 4/32 StigmergyCommit-PT-07a-CTLFireability-01 777803 m, 75696 m/sec, 5193795 t fired, .
Time elapsed: 908 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-03: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 14/385 5/32 StigmergyCommit-PT-07a-CTLFireability-01 1120755 m, 68590 m/sec, 7842046 t fired, .
Time elapsed: 913 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-03: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 19/385 7/32 StigmergyCommit-PT-07a-CTLFireability-01 1463120 m, 68473 m/sec, 10461994 t fired, .
Time elapsed: 918 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-03: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 24/385 8/32 StigmergyCommit-PT-07a-CTLFireability-01 1796555 m, 66687 m/sec, 13062126 t fired, .
Time elapsed: 923 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-03: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 29/385 10/32 StigmergyCommit-PT-07a-CTLFireability-01 2129488 m, 66586 m/sec, 15612763 t fired, .
Time elapsed: 928 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-03: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-07a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-07a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-09: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-10: AFAG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-07a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 34/385 11/32 StigmergyCommit-PT-07a-CTLFireability-01 2453367 m, 64775 m/sec, 18167785 t fired, .
Time elapsed: 933 secs. Pages in use: 66
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 4 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-01
lola: result : false
lola: markings : 2493498
lola: fired transitions : 18494462
lola: time used : 35.000000
lola: memory pages used : 12
lola: LAUNCH task # 52 (type EXCL) for 27 StigmergyCommit-PT-07a-CTLFireability-09
lola: time limit : 444 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-09
lola: result : false
lola: markings : 255
lola: fired transitions : 1016
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 StigmergyCommit-PT-07a-CTLFireability-10
lola: time limit : 533 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-10
lola: result : false
lola: markings : 11
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 StigmergyCommit-PT-07a-CTLFireability-12
lola: time limit : 666 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-12
lola: result : false
lola: markings : 9
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 StigmergyCommit-PT-07a-CTLFireability-08
lola: time limit : 888 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-08
lola: result : true
lola: markings : 6839
lola: fired transitions : 78145
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 StigmergyCommit-PT-07a-CTLFireability-00
lola: time limit : 1333 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-00
lola: result : false
lola: markings : 256
lola: fired transitions : 1026
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 StigmergyCommit-PT-07a-CTLFireability-13
lola: time limit : 2666 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for StigmergyCommit-PT-07a-CTLFireability-13
lola: result : false
lola: markings : 269
lola: fired transitions : 1135
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-07a-CTLFireability-00: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-01: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-03: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-04: CTL unknown AGGR
StigmergyCommit-PT-07a-CTLFireability-05: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-07: CTL unknown AGGR
StigmergyCommit-PT-07a-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-09: F true state space / EG
StigmergyCommit-PT-07a-CTLFireability-10: AFAG false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-11: DISJ true CTL model checker
StigmergyCommit-PT-07a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-07a-CTLFireability-15: CTL unknown AGGR
Time elapsed: 934 secs. Pages in use: 66
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-07a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is StigmergyCommit-PT-07a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647400474"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-07a.tgz
mv StigmergyCommit-PT-07a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;