Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647400458.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is StigmergyCommit-PT-06a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647400458
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.3M
-rw-r--r-- 1 mcc users 9.5K Feb 26 11:04 CTLCardinality.txt
-rw-r--r-- 1 mcc users 110K Feb 26 11:04 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 11:02 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 26 11:02 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 11:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Feb 26 11:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 26 11:04 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Feb 26 11:04 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 1.8M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-00
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-01
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-02
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-03
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-04
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-05
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-06
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-07
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-08
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-09
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-10
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-11
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-12
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-13
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-14
FORMULA_NAME StigmergyCommit-PT-06a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679251202435

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyCommit-PT-06a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 18:40:05] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 18:40:05] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 18:40:06] [INFO ] Load time of PNML (sax parser for PT used): 478 ms
[2023-03-19 18:40:06] [INFO ] Transformed 256 places.
[2023-03-19 18:40:06] [INFO ] Transformed 2816 transitions.
[2023-03-19 18:40:06] [INFO ] Found NUPN structural information;
[2023-03-19 18:40:06] [INFO ] Parsed PT model containing 256 places and 2816 transitions and 35321 arcs in 619 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 15 ms.
Ensure Unique test removed 2229 transitions
Reduce redundant transitions removed 2229 transitions.
Support contains 22 out of 256 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 256/256 places, 587/587 transitions.
Discarding 54 places :
Symmetric choice reduction at 0 with 54 rule applications. Total rules 54 place count 202 transition count 526
Iterating global reduction 0 with 54 rules applied. Total rules applied 108 place count 202 transition count 526
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 115 place count 202 transition count 519
Discarding 26 places :
Symmetric choice reduction at 1 with 26 rule applications. Total rules 141 place count 176 transition count 487
Iterating global reduction 1 with 26 rules applied. Total rules applied 167 place count 176 transition count 487
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 173 place count 176 transition count 481
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 178 place count 171 transition count 476
Iterating global reduction 2 with 5 rules applied. Total rules applied 183 place count 171 transition count 476
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 188 place count 166 transition count 471
Iterating global reduction 2 with 5 rules applied. Total rules applied 193 place count 166 transition count 471
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 198 place count 161 transition count 466
Iterating global reduction 2 with 5 rules applied. Total rules applied 203 place count 161 transition count 466
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 206 place count 158 transition count 463
Iterating global reduction 2 with 3 rules applied. Total rules applied 209 place count 158 transition count 463
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 212 place count 158 transition count 460
Applied a total of 212 rules in 119 ms. Remains 158 /256 variables (removed 98) and now considering 460/587 (removed 127) transitions.
[2023-03-19 18:40:06] [INFO ] Flow matrix only has 452 transitions (discarded 8 similar events)
// Phase 1: matrix 452 rows 158 cols
[2023-03-19 18:40:06] [INFO ] Computed 2 place invariants in 28 ms
[2023-03-19 18:40:07] [INFO ] Implicit Places using invariants in 389 ms returned []
[2023-03-19 18:40:07] [INFO ] Flow matrix only has 452 transitions (discarded 8 similar events)
[2023-03-19 18:40:07] [INFO ] Invariant cache hit.
[2023-03-19 18:40:07] [INFO ] State equation strengthened by 324 read => feed constraints.
[2023-03-19 18:40:08] [INFO ] Implicit Places using invariants and state equation in 1113 ms returned []
Implicit Place search using SMT with State Equation took 1546 ms to find 0 implicit places.
[2023-03-19 18:40:08] [INFO ] Flow matrix only has 452 transitions (discarded 8 similar events)
[2023-03-19 18:40:08] [INFO ] Invariant cache hit.
[2023-03-19 18:40:08] [INFO ] Dead Transitions using invariants and state equation in 582 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 158/256 places, 460/587 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2252 ms. Remains : 158/256 places, 460/587 transitions.
Support contains 22 out of 158 places after structural reductions.
[2023-03-19 18:40:09] [INFO ] Flatten gal took : 174 ms
[2023-03-19 18:40:09] [INFO ] Flatten gal took : 101 ms
[2023-03-19 18:40:09] [INFO ] Input system was already deterministic with 460 transitions.
Incomplete random walk after 10000 steps, including 3 resets, run finished after 881 ms. (steps per millisecond=11 ) properties (out of 24) seen :14
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 10) seen :1
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 9) seen :0
Running SMT prover for 9 properties.
[2023-03-19 18:40:11] [INFO ] Flow matrix only has 452 transitions (discarded 8 similar events)
[2023-03-19 18:40:11] [INFO ] Invariant cache hit.
[2023-03-19 18:40:11] [INFO ] After 139ms SMT Verify possible using all constraints in real domain returned unsat :3 sat :0 real:6
[2023-03-19 18:40:11] [INFO ] [Nat]Absence check using 2 positive place invariants in 3 ms returned sat
[2023-03-19 18:40:11] [INFO ] After 227ms SMT Verify possible using state equation in natural domain returned unsat :8 sat :1
[2023-03-19 18:40:11] [INFO ] State equation strengthened by 324 read => feed constraints.
[2023-03-19 18:40:12] [INFO ] After 149ms SMT Verify possible using 324 Read/Feed constraints in natural domain returned unsat :8 sat :1
[2023-03-19 18:40:12] [INFO ] Deduced a trap composed of 17 places in 246 ms of which 7 ms to minimize.
[2023-03-19 18:40:12] [INFO ] Deduced a trap composed of 17 places in 291 ms of which 2 ms to minimize.
[2023-03-19 18:40:12] [INFO ] Deduced a trap composed of 16 places in 210 ms of which 2 ms to minimize.
[2023-03-19 18:40:13] [INFO ] Deduced a trap composed of 16 places in 166 ms of which 2 ms to minimize.
[2023-03-19 18:40:13] [INFO ] Deduced a trap composed of 18 places in 168 ms of which 2 ms to minimize.
[2023-03-19 18:40:13] [INFO ] Deduced a trap composed of 14 places in 119 ms of which 2 ms to minimize.
[2023-03-19 18:40:13] [INFO ] Deduced a trap composed of 14 places in 120 ms of which 1 ms to minimize.
[2023-03-19 18:40:13] [INFO ] Deduced a trap composed of 14 places in 118 ms of which 1 ms to minimize.
[2023-03-19 18:40:13] [INFO ] Deduced a trap composed of 14 places in 115 ms of which 1 ms to minimize.
[2023-03-19 18:40:13] [INFO ] Deduced a trap composed of 14 places in 82 ms of which 1 ms to minimize.
[2023-03-19 18:40:14] [INFO ] Trap strengthening (SAT) tested/added 11/10 trap constraints in 1980 ms
[2023-03-19 18:40:14] [INFO ] After 2159ms SMT Verify possible using trap constraints in natural domain returned unsat :8 sat :1
Attempting to minimize the solution found.
Minimization took 31 ms.
[2023-03-19 18:40:14] [INFO ] After 2586ms SMT Verify possible using all constraints in natural domain returned unsat :8 sat :1
Fused 9 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 5 ms.
Support contains 1 out of 158 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 158/158 places, 460/460 transitions.
Graph (complete) has 406 edges and 158 vertex of which 157 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.8 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Drop transitions removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 0 with 27 rules applied. Total rules applied 28 place count 157 transition count 432
Reduce places removed 12 places and 0 transitions.
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 24 rules applied. Total rules applied 52 place count 145 transition count 420
Performed 32 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 32 Pre rules applied. Total rules applied 52 place count 145 transition count 388
Deduced a syphon composed of 32 places in 0 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 2 with 64 rules applied. Total rules applied 116 place count 113 transition count 388
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 128 place count 101 transition count 375
Iterating global reduction 2 with 12 rules applied. Total rules applied 140 place count 101 transition count 375
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 142 place count 101 transition count 373
Discarding 9 places :
Symmetric choice reduction at 3 with 9 rule applications. Total rules 151 place count 92 transition count 364
Iterating global reduction 3 with 9 rules applied. Total rules applied 160 place count 92 transition count 364
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 161 place count 92 transition count 363
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 162 place count 91 transition count 362
Iterating global reduction 4 with 1 rules applied. Total rules applied 163 place count 91 transition count 362
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 164 place count 91 transition count 361
Performed 29 Post agglomeration using F-continuation condition with reduction of 2 identical transitions.
Deduced a syphon composed of 29 places in 1 ms
Reduce places removed 29 places and 0 transitions.
Iterating global reduction 5 with 58 rules applied. Total rules applied 222 place count 62 transition count 330
Drop transitions removed 7 transitions
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 5 with 13 rules applied. Total rules applied 235 place count 62 transition count 317
Discarding 15 places :
Symmetric choice reduction at 6 with 15 rule applications. Total rules 250 place count 47 transition count 302
Iterating global reduction 6 with 15 rules applied. Total rules applied 265 place count 47 transition count 302
Ensure Unique test removed 127 transitions
Reduce isomorphic transitions removed 127 transitions.
Iterating post reduction 6 with 127 rules applied. Total rules applied 392 place count 47 transition count 175
Discarding 8 places :
Symmetric choice reduction at 7 with 8 rule applications. Total rules 400 place count 39 transition count 167
Iterating global reduction 7 with 8 rules applied. Total rules applied 408 place count 39 transition count 167
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 409 place count 39 transition count 166
Discarding 7 places :
Symmetric choice reduction at 8 with 7 rule applications. Total rules 416 place count 32 transition count 159
Iterating global reduction 8 with 7 rules applied. Total rules applied 423 place count 32 transition count 159
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 424 place count 31 transition count 158
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 8 with 8 rules applied. Total rules applied 432 place count 30 transition count 151
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 9 with 7 rules applied. Total rules applied 439 place count 23 transition count 151
Performed 7 Post agglomeration using F-continuation condition with reduction of 120 identical transitions.
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 10 with 14 rules applied. Total rules applied 453 place count 16 transition count 24
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 10 with 7 rules applied. Total rules applied 460 place count 16 transition count 17
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 11 with 20 rules applied. Total rules applied 480 place count 3 transition count 10
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 11 with 7 rules applied. Total rules applied 487 place count 3 transition count 3
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 12 with 1 Pre rules applied. Total rules applied 487 place count 3 transition count 2
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 12 with 2 rules applied. Total rules applied 489 place count 2 transition count 2
Applied a total of 489 rules in 203 ms. Remains 2 /158 variables (removed 156) and now considering 2/460 (removed 458) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 203 ms. Remains : 2/158 places, 2/460 transitions.
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1 )
Successfully simplified 8 atomic propositions for a total of 16 simplifications.
[2023-03-19 18:40:14] [INFO ] Flatten gal took : 74 ms
[2023-03-19 18:40:14] [INFO ] Flatten gal took : 74 ms
[2023-03-19 18:40:14] [INFO ] Input system was already deterministic with 460 transitions.
Computed a total of 44 stabilizing places and 43 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 153 transition count 454
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 153 transition count 454
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 12 place count 153 transition count 452
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 14 place count 151 transition count 450
Iterating global reduction 1 with 2 rules applied. Total rules applied 16 place count 151 transition count 450
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 18 place count 149 transition count 448
Iterating global reduction 1 with 2 rules applied. Total rules applied 20 place count 149 transition count 448
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 22 place count 147 transition count 446
Iterating global reduction 1 with 2 rules applied. Total rules applied 24 place count 147 transition count 446
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 25 place count 147 transition count 445
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 26 place count 146 transition count 444
Iterating global reduction 2 with 1 rules applied. Total rules applied 27 place count 146 transition count 444
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 28 place count 145 transition count 443
Iterating global reduction 2 with 1 rules applied. Total rules applied 29 place count 145 transition count 443
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 30 place count 145 transition count 442
Applied a total of 30 rules in 49 ms. Remains 145 /158 variables (removed 13) and now considering 442/460 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 50 ms. Remains : 145/158 places, 442/460 transitions.
[2023-03-19 18:40:14] [INFO ] Flatten gal took : 46 ms
[2023-03-19 18:40:14] [INFO ] Flatten gal took : 52 ms
[2023-03-19 18:40:14] [INFO ] Input system was already deterministic with 442 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 153 transition count 454
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 153 transition count 454
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 12 place count 153 transition count 452
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 14 place count 151 transition count 450
Iterating global reduction 1 with 2 rules applied. Total rules applied 16 place count 151 transition count 450
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 17 place count 151 transition count 449
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 18 place count 150 transition count 448
Iterating global reduction 2 with 1 rules applied. Total rules applied 19 place count 150 transition count 448
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 20 place count 149 transition count 447
Iterating global reduction 2 with 1 rules applied. Total rules applied 21 place count 149 transition count 447
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 22 place count 148 transition count 446
Iterating global reduction 2 with 1 rules applied. Total rules applied 23 place count 148 transition count 446
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 24 place count 147 transition count 445
Iterating global reduction 2 with 1 rules applied. Total rules applied 25 place count 147 transition count 445
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 26 place count 147 transition count 444
Applied a total of 26 rules in 42 ms. Remains 147 /158 variables (removed 11) and now considering 444/460 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 42 ms. Remains : 147/158 places, 444/460 transitions.
[2023-03-19 18:40:14] [INFO ] Flatten gal took : 35 ms
[2023-03-19 18:40:15] [INFO ] Flatten gal took : 33 ms
[2023-03-19 18:40:15] [INFO ] Input system was already deterministic with 444 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 152 transition count 453
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 152 transition count 453
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 14 place count 152 transition count 451
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 17 place count 149 transition count 448
Iterating global reduction 1 with 3 rules applied. Total rules applied 20 place count 149 transition count 448
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 21 place count 149 transition count 447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 23 place count 147 transition count 445
Iterating global reduction 2 with 2 rules applied. Total rules applied 25 place count 147 transition count 445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 27 place count 145 transition count 443
Iterating global reduction 2 with 2 rules applied. Total rules applied 29 place count 145 transition count 443
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 30 place count 145 transition count 442
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 31 place count 144 transition count 441
Iterating global reduction 3 with 1 rules applied. Total rules applied 32 place count 144 transition count 441
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 33 place count 143 transition count 440
Iterating global reduction 3 with 1 rules applied. Total rules applied 34 place count 143 transition count 440
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 35 place count 143 transition count 439
Applied a total of 35 rules in 29 ms. Remains 143 /158 variables (removed 15) and now considering 439/460 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 143/158 places, 439/460 transitions.
[2023-03-19 18:40:15] [INFO ] Flatten gal took : 27 ms
[2023-03-19 18:40:15] [INFO ] Flatten gal took : 30 ms
[2023-03-19 18:40:15] [INFO ] Input system was already deterministic with 439 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 158 transition count 454
Reduce places removed 6 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 18 place count 152 transition count 448
Performed 31 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 31 Pre rules applied. Total rules applied 18 place count 152 transition count 417
Deduced a syphon composed of 31 places in 0 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 2 with 62 rules applied. Total rules applied 80 place count 121 transition count 417
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 86 place count 115 transition count 410
Iterating global reduction 2 with 6 rules applied. Total rules applied 92 place count 115 transition count 410
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 94 place count 115 transition count 408
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 98 place count 111 transition count 404
Iterating global reduction 3 with 4 rules applied. Total rules applied 102 place count 111 transition count 404
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 104 place count 111 transition count 402
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 105 place count 110 transition count 401
Iterating global reduction 4 with 1 rules applied. Total rules applied 106 place count 110 transition count 401
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 107 place count 110 transition count 400
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 5 with 28 rules applied. Total rules applied 135 place count 96 transition count 386
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 136 place count 96 transition count 385
Discarding 8 places :
Symmetric choice reduction at 6 with 8 rule applications. Total rules 144 place count 88 transition count 377
Iterating global reduction 6 with 8 rules applied. Total rules applied 152 place count 88 transition count 377
Ensure Unique test removed 126 transitions
Reduce isomorphic transitions removed 126 transitions.
Iterating post reduction 6 with 126 rules applied. Total rules applied 278 place count 88 transition count 251
Discarding 2 places :
Symmetric choice reduction at 7 with 2 rule applications. Total rules 280 place count 86 transition count 249
Iterating global reduction 7 with 2 rules applied. Total rules applied 282 place count 86 transition count 249
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 283 place count 86 transition count 248
Discarding 1 places :
Symmetric choice reduction at 8 with 1 rule applications. Total rules 284 place count 85 transition count 247
Iterating global reduction 8 with 1 rules applied. Total rules applied 285 place count 85 transition count 247
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 8 with 7 rules applied. Total rules applied 292 place count 85 transition count 240
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 8 with 14 rules applied. Total rules applied 306 place count 78 transition count 233
Applied a total of 306 rules in 109 ms. Remains 78 /158 variables (removed 80) and now considering 233/460 (removed 227) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 110 ms. Remains : 78/158 places, 233/460 transitions.
[2023-03-19 18:40:15] [INFO ] Flatten gal took : 24 ms
[2023-03-19 18:40:15] [INFO ] Flatten gal took : 21 ms
[2023-03-19 18:40:15] [INFO ] Input system was already deterministic with 233 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 152 transition count 453
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 152 transition count 453
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 14 place count 152 transition count 451
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 17 place count 149 transition count 448
Iterating global reduction 1 with 3 rules applied. Total rules applied 20 place count 149 transition count 448
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 21 place count 149 transition count 447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 23 place count 147 transition count 445
Iterating global reduction 2 with 2 rules applied. Total rules applied 25 place count 147 transition count 445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 27 place count 145 transition count 443
Iterating global reduction 2 with 2 rules applied. Total rules applied 29 place count 145 transition count 443
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 30 place count 145 transition count 442
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 31 place count 144 transition count 441
Iterating global reduction 3 with 1 rules applied. Total rules applied 32 place count 144 transition count 441
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 33 place count 143 transition count 440
Iterating global reduction 3 with 1 rules applied. Total rules applied 34 place count 143 transition count 440
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 35 place count 143 transition count 439
Applied a total of 35 rules in 30 ms. Remains 143 /158 variables (removed 15) and now considering 439/460 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 143/158 places, 439/460 transitions.
[2023-03-19 18:40:15] [INFO ] Flatten gal took : 25 ms
[2023-03-19 18:40:15] [INFO ] Flatten gal took : 27 ms
[2023-03-19 18:40:15] [INFO ] Input system was already deterministic with 439 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 152 transition count 453
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 152 transition count 453
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 14 place count 152 transition count 451
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 17 place count 149 transition count 448
Iterating global reduction 1 with 3 rules applied. Total rules applied 20 place count 149 transition count 448
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 21 place count 149 transition count 447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 23 place count 147 transition count 445
Iterating global reduction 2 with 2 rules applied. Total rules applied 25 place count 147 transition count 445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 27 place count 145 transition count 443
Iterating global reduction 2 with 2 rules applied. Total rules applied 29 place count 145 transition count 443
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 30 place count 145 transition count 442
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 31 place count 144 transition count 441
Iterating global reduction 3 with 1 rules applied. Total rules applied 32 place count 144 transition count 441
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 33 place count 143 transition count 440
Iterating global reduction 3 with 1 rules applied. Total rules applied 34 place count 143 transition count 440
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 35 place count 143 transition count 439
Applied a total of 35 rules in 31 ms. Remains 143 /158 variables (removed 15) and now considering 439/460 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 143/158 places, 439/460 transitions.
[2023-03-19 18:40:15] [INFO ] Flatten gal took : 24 ms
[2023-03-19 18:40:15] [INFO ] Flatten gal took : 28 ms
[2023-03-19 18:40:15] [INFO ] Input system was already deterministic with 439 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 152 transition count 453
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 152 transition count 453
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 14 place count 152 transition count 451
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 17 place count 149 transition count 448
Iterating global reduction 1 with 3 rules applied. Total rules applied 20 place count 149 transition count 448
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 21 place count 149 transition count 447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 23 place count 147 transition count 445
Iterating global reduction 2 with 2 rules applied. Total rules applied 25 place count 147 transition count 445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 27 place count 145 transition count 443
Iterating global reduction 2 with 2 rules applied. Total rules applied 29 place count 145 transition count 443
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 30 place count 145 transition count 442
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 31 place count 144 transition count 441
Iterating global reduction 3 with 1 rules applied. Total rules applied 32 place count 144 transition count 441
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 33 place count 143 transition count 440
Iterating global reduction 3 with 1 rules applied. Total rules applied 34 place count 143 transition count 440
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 35 place count 143 transition count 439
Applied a total of 35 rules in 22 ms. Remains 143 /158 variables (removed 15) and now considering 439/460 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 143/158 places, 439/460 transitions.
[2023-03-19 18:40:15] [INFO ] Flatten gal took : 23 ms
[2023-03-19 18:40:15] [INFO ] Flatten gal took : 25 ms
[2023-03-19 18:40:15] [INFO ] Input system was already deterministic with 439 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 152 transition count 453
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 152 transition count 453
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 14 place count 152 transition count 451
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 17 place count 149 transition count 448
Iterating global reduction 1 with 3 rules applied. Total rules applied 20 place count 149 transition count 448
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 21 place count 149 transition count 447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 23 place count 147 transition count 445
Iterating global reduction 2 with 2 rules applied. Total rules applied 25 place count 147 transition count 445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 27 place count 145 transition count 443
Iterating global reduction 2 with 2 rules applied. Total rules applied 29 place count 145 transition count 443
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 30 place count 145 transition count 442
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 31 place count 144 transition count 441
Iterating global reduction 3 with 1 rules applied. Total rules applied 32 place count 144 transition count 441
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 33 place count 143 transition count 440
Iterating global reduction 3 with 1 rules applied. Total rules applied 34 place count 143 transition count 440
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 35 place count 143 transition count 439
Applied a total of 35 rules in 29 ms. Remains 143 /158 variables (removed 15) and now considering 439/460 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 143/158 places, 439/460 transitions.
[2023-03-19 18:40:15] [INFO ] Flatten gal took : 21 ms
[2023-03-19 18:40:15] [INFO ] Flatten gal took : 24 ms
[2023-03-19 18:40:16] [INFO ] Input system was already deterministic with 439 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 152 transition count 453
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 152 transition count 453
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 14 place count 152 transition count 451
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 17 place count 149 transition count 448
Iterating global reduction 1 with 3 rules applied. Total rules applied 20 place count 149 transition count 448
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 21 place count 149 transition count 447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 23 place count 147 transition count 445
Iterating global reduction 2 with 2 rules applied. Total rules applied 25 place count 147 transition count 445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 27 place count 145 transition count 443
Iterating global reduction 2 with 2 rules applied. Total rules applied 29 place count 145 transition count 443
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 30 place count 145 transition count 442
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 31 place count 144 transition count 441
Iterating global reduction 3 with 1 rules applied. Total rules applied 32 place count 144 transition count 441
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 33 place count 143 transition count 440
Iterating global reduction 3 with 1 rules applied. Total rules applied 34 place count 143 transition count 440
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 35 place count 143 transition count 439
Applied a total of 35 rules in 23 ms. Remains 143 /158 variables (removed 15) and now considering 439/460 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 143/158 places, 439/460 transitions.
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 21 ms
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 23 ms
[2023-03-19 18:40:16] [INFO ] Input system was already deterministic with 439 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 152 transition count 453
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 152 transition count 453
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 14 place count 152 transition count 451
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 17 place count 149 transition count 448
Iterating global reduction 1 with 3 rules applied. Total rules applied 20 place count 149 transition count 448
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 21 place count 149 transition count 447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 23 place count 147 transition count 445
Iterating global reduction 2 with 2 rules applied. Total rules applied 25 place count 147 transition count 445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 27 place count 145 transition count 443
Iterating global reduction 2 with 2 rules applied. Total rules applied 29 place count 145 transition count 443
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 30 place count 145 transition count 442
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 31 place count 144 transition count 441
Iterating global reduction 3 with 1 rules applied. Total rules applied 32 place count 144 transition count 441
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 33 place count 143 transition count 440
Iterating global reduction 3 with 1 rules applied. Total rules applied 34 place count 143 transition count 440
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 35 place count 143 transition count 439
Applied a total of 35 rules in 22 ms. Remains 143 /158 variables (removed 15) and now considering 439/460 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 143/158 places, 439/460 transitions.
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 21 ms
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 23 ms
[2023-03-19 18:40:16] [INFO ] Input system was already deterministic with 439 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 152 transition count 453
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 152 transition count 453
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 14 place count 152 transition count 451
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 17 place count 149 transition count 448
Iterating global reduction 1 with 3 rules applied. Total rules applied 20 place count 149 transition count 448
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 21 place count 149 transition count 447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 23 place count 147 transition count 445
Iterating global reduction 2 with 2 rules applied. Total rules applied 25 place count 147 transition count 445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 27 place count 145 transition count 443
Iterating global reduction 2 with 2 rules applied. Total rules applied 29 place count 145 transition count 443
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 30 place count 145 transition count 442
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 31 place count 144 transition count 441
Iterating global reduction 3 with 1 rules applied. Total rules applied 32 place count 144 transition count 441
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 33 place count 143 transition count 440
Iterating global reduction 3 with 1 rules applied. Total rules applied 34 place count 143 transition count 440
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 35 place count 143 transition count 439
Applied a total of 35 rules in 24 ms. Remains 143 /158 variables (removed 15) and now considering 439/460 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 143/158 places, 439/460 transitions.
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 20 ms
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 23 ms
[2023-03-19 18:40:16] [INFO ] Input system was already deterministic with 439 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 152 transition count 453
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 152 transition count 453
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 14 place count 152 transition count 451
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 17 place count 149 transition count 448
Iterating global reduction 1 with 3 rules applied. Total rules applied 20 place count 149 transition count 448
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 21 place count 149 transition count 447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 23 place count 147 transition count 445
Iterating global reduction 2 with 2 rules applied. Total rules applied 25 place count 147 transition count 445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 27 place count 145 transition count 443
Iterating global reduction 2 with 2 rules applied. Total rules applied 29 place count 145 transition count 443
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 30 place count 145 transition count 442
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 31 place count 144 transition count 441
Iterating global reduction 3 with 1 rules applied. Total rules applied 32 place count 144 transition count 441
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 33 place count 143 transition count 440
Iterating global reduction 3 with 1 rules applied. Total rules applied 34 place count 143 transition count 440
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 35 place count 143 transition count 439
Applied a total of 35 rules in 23 ms. Remains 143 /158 variables (removed 15) and now considering 439/460 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 143/158 places, 439/460 transitions.
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 20 ms
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 21 ms
[2023-03-19 18:40:16] [INFO ] Input system was already deterministic with 439 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 152 transition count 453
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 152 transition count 453
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 14 place count 152 transition count 451
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 17 place count 149 transition count 448
Iterating global reduction 1 with 3 rules applied. Total rules applied 20 place count 149 transition count 448
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 21 place count 149 transition count 447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 23 place count 147 transition count 445
Iterating global reduction 2 with 2 rules applied. Total rules applied 25 place count 147 transition count 445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 27 place count 145 transition count 443
Iterating global reduction 2 with 2 rules applied. Total rules applied 29 place count 145 transition count 443
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 30 place count 145 transition count 442
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 31 place count 144 transition count 441
Iterating global reduction 3 with 1 rules applied. Total rules applied 32 place count 144 transition count 441
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 33 place count 143 transition count 440
Iterating global reduction 3 with 1 rules applied. Total rules applied 34 place count 143 transition count 440
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 35 place count 143 transition count 439
Applied a total of 35 rules in 26 ms. Remains 143 /158 variables (removed 15) and now considering 439/460 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 27 ms. Remains : 143/158 places, 439/460 transitions.
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 20 ms
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 23 ms
[2023-03-19 18:40:16] [INFO ] Input system was already deterministic with 439 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Reduce places removed 1 places and 1 transitions.
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 80 transitions
Trivial Post-agglo rules discarded 80 transitions
Performed 80 trivial Post agglomeration. Transition count delta: 80
Iterating post reduction 0 with 81 rules applied. Total rules applied 81 place count 156 transition count 379
Reduce places removed 80 places and 0 transitions.
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 1 with 101 rules applied. Total rules applied 182 place count 76 transition count 358
Reduce places removed 7 places and 0 transitions.
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 16 rules applied. Total rules applied 198 place count 69 transition count 349
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 202 place count 67 transition count 347
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 8 Pre rules applied. Total rules applied 202 place count 67 transition count 339
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 4 with 16 rules applied. Total rules applied 218 place count 59 transition count 339
Discarding 15 places :
Symmetric choice reduction at 4 with 15 rule applications. Total rules 233 place count 44 transition count 323
Iterating global reduction 4 with 15 rules applied. Total rules applied 248 place count 44 transition count 323
Ensure Unique test removed 129 transitions
Reduce isomorphic transitions removed 129 transitions.
Iterating post reduction 4 with 129 rules applied. Total rules applied 377 place count 44 transition count 194
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 6 Pre rules applied. Total rules applied 377 place count 44 transition count 188
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 5 with 12 rules applied. Total rules applied 389 place count 38 transition count 188
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 391 place count 37 transition count 187
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 392 place count 37 transition count 186
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 6 with 7 rules applied. Total rules applied 399 place count 37 transition count 179
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 6 with 14 rules applied. Total rules applied 413 place count 30 transition count 172
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 414 place count 29 transition count 171
Applied a total of 414 rules in 75 ms. Remains 29 /158 variables (removed 129) and now considering 171/460 (removed 289) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 75 ms. Remains : 29/158 places, 171/460 transitions.
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 7 ms
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 8 ms
[2023-03-19 18:40:16] [INFO ] Input system was already deterministic with 171 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 152 transition count 453
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 152 transition count 453
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 14 place count 152 transition count 451
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 17 place count 149 transition count 448
Iterating global reduction 1 with 3 rules applied. Total rules applied 20 place count 149 transition count 448
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 21 place count 149 transition count 447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 23 place count 147 transition count 445
Iterating global reduction 2 with 2 rules applied. Total rules applied 25 place count 147 transition count 445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 27 place count 145 transition count 443
Iterating global reduction 2 with 2 rules applied. Total rules applied 29 place count 145 transition count 443
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 30 place count 145 transition count 442
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 31 place count 144 transition count 441
Iterating global reduction 3 with 1 rules applied. Total rules applied 32 place count 144 transition count 441
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 33 place count 143 transition count 440
Iterating global reduction 3 with 1 rules applied. Total rules applied 34 place count 143 transition count 440
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 35 place count 143 transition count 439
Applied a total of 35 rules in 23 ms. Remains 143 /158 variables (removed 15) and now considering 439/460 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 143/158 places, 439/460 transitions.
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 17 ms
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 19 ms
[2023-03-19 18:40:16] [INFO ] Input system was already deterministic with 439 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 460/460 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 152 transition count 453
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 152 transition count 453
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 14 place count 152 transition count 451
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 17 place count 149 transition count 448
Iterating global reduction 1 with 3 rules applied. Total rules applied 20 place count 149 transition count 448
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 21 place count 149 transition count 447
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 23 place count 147 transition count 445
Iterating global reduction 2 with 2 rules applied. Total rules applied 25 place count 147 transition count 445
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 27 place count 145 transition count 443
Iterating global reduction 2 with 2 rules applied. Total rules applied 29 place count 145 transition count 443
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 30 place count 145 transition count 442
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 31 place count 144 transition count 441
Iterating global reduction 3 with 1 rules applied. Total rules applied 32 place count 144 transition count 441
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 33 place count 143 transition count 440
Iterating global reduction 3 with 1 rules applied. Total rules applied 34 place count 143 transition count 440
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 35 place count 143 transition count 439
Applied a total of 35 rules in 22 ms. Remains 143 /158 variables (removed 15) and now considering 439/460 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 143/158 places, 439/460 transitions.
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 17 ms
[2023-03-19 18:40:16] [INFO ] Flatten gal took : 19 ms
[2023-03-19 18:40:17] [INFO ] Input system was already deterministic with 439 transitions.
[2023-03-19 18:40:17] [INFO ] Flatten gal took : 21 ms
[2023-03-19 18:40:17] [INFO ] Flatten gal took : 21 ms
[2023-03-19 18:40:17] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 8 ms.
[2023-03-19 18:40:17] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 158 places, 460 transitions and 4199 arcs took 6 ms.
Total runtime 11317 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT StigmergyCommit-PT-06a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA StigmergyCommit-PT-06a-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-06a-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679251399618

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 7 (type EXCL) for 6 StigmergyCommit-PT-06a-CTLFireability-02
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type FNDP) for 47 StigmergyCommit-PT-06a-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type EQUN) for 47 StigmergyCommit-PT-06a-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 66 (type SRCH) for 47 StigmergyCommit-PT-06a-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 66 (type SRCH) for StigmergyCommit-PT-06a-CTLFireability-13
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type FNDP) for 47 StigmergyCommit-PT-06a-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type FNDP) for StigmergyCommit-PT-06a-CTLFireability-13
lola: result : true
lola: fired transitions : 6
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 61 (type EQUN) for StigmergyCommit-PT-06a-CTLFireability-13 (obsolete)
lola: LAUNCH task # 63 (type EQUN) for 47 StigmergyCommit-PT-06a-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 67 (type SRCH) for 47 StigmergyCommit-PT-06a-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 67 (type SRCH) for StigmergyCommit-PT-06a-CTLFireability-13
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 62 (type FNDP) for StigmergyCommit-PT-06a-CTLFireability-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 63 (type EQUN) for StigmergyCommit-PT-06a-CTLFireability-13 (obsolete)
lola: FINISHED task # 63 (type EQUN) for StigmergyCommit-PT-06a-CTLFireability-13
lola: result : unknown
sara: try reading problem file /home/mcc/execution/375/CTLFireability-61.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 61 (type EQUN) for StigmergyCommit-PT-06a-CTLFireability-13
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/211 1/32 StigmergyCommit-PT-06a-CTLFireability-02 31608 m, 6321 m/sec, 251984 t fired, .

Time elapsed: 6 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/211 1/32 StigmergyCommit-PT-06a-CTLFireability-02 66879 m, 7054 m/sec, 547550 t fired, .

Time elapsed: 11 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/211 1/32 StigmergyCommit-PT-06a-CTLFireability-02 130681 m, 12760 m/sec, 971558 t fired, .

Time elapsed: 16 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/211 1/32 StigmergyCommit-PT-06a-CTLFireability-02 216878 m, 17239 m/sec, 1472207 t fired, .

Time elapsed: 21 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/211 2/32 StigmergyCommit-PT-06a-CTLFireability-02 323489 m, 21322 m/sec, 2112025 t fired, .

Time elapsed: 26 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/211 2/32 StigmergyCommit-PT-06a-CTLFireability-02 435047 m, 22311 m/sec, 2785348 t fired, .

Time elapsed: 31 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/211 3/32 StigmergyCommit-PT-06a-CTLFireability-02 546625 m, 22315 m/sec, 3456569 t fired, .

Time elapsed: 36 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/211 3/32 StigmergyCommit-PT-06a-CTLFireability-02 662147 m, 23104 m/sec, 4163854 t fired, .

Time elapsed: 41 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/211 4/32 StigmergyCommit-PT-06a-CTLFireability-02 775063 m, 22583 m/sec, 4844036 t fired, .

Time elapsed: 46 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/211 4/32 StigmergyCommit-PT-06a-CTLFireability-02 888544 m, 22696 m/sec, 5539841 t fired, .

Time elapsed: 51 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/211 5/32 StigmergyCommit-PT-06a-CTLFireability-02 1005344 m, 23360 m/sec, 6262906 t fired, .

Time elapsed: 56 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/211 5/32 StigmergyCommit-PT-06a-CTLFireability-02 1121291 m, 23189 m/sec, 6979124 t fired, .

Time elapsed: 61 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 7 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-02
lola: result : true
lola: markings : 1151967
lola: fired transitions : 7173856
lola: time used : 62.000000
lola: memory pages used : 5
lola: LAUNCH task # 58 (type EXCL) for 57 StigmergyCommit-PT-06a-CTLFireability-15
lola: time limit : 221 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-15
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 StigmergyCommit-PT-06a-CTLFireability-14
lola: time limit : 235 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 3/235 2/32 StigmergyCommit-PT-06a-CTLFireability-14 273373 m, 54674 m/sec, 2084614 t fired, .

Time elapsed: 66 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 8/235 3/32 StigmergyCommit-PT-06a-CTLFireability-14 661431 m, 77611 m/sec, 4820562 t fired, .

Time elapsed: 71 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 13/235 5/32 StigmergyCommit-PT-06a-CTLFireability-14 1026563 m, 73026 m/sec, 7415327 t fired, .

Time elapsed: 76 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 55 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-14
lola: result : false
lola: markings : 1151966
lola: fired transitions : 8325499
lola: time used : 15.000000
lola: memory pages used : 5
lola: LAUNCH task # 45 (type EXCL) for 44 StigmergyCommit-PT-06a-CTLFireability-12
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-12
lola: result : true
lola: markings : 1998
lola: fired transitions : 5969
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 StigmergyCommit-PT-06a-CTLFireability-11
lola: time limit : 270 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 3/270 2/32 StigmergyCommit-PT-06a-CTLFireability-11 293015 m, 58603 m/sec, 1703565 t fired, .

Time elapsed: 81 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 8/270 4/32 StigmergyCommit-PT-06a-CTLFireability-11 719482 m, 85293 m/sec, 4290108 t fired, .

Time elapsed: 86 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 42 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-11
lola: result : false
lola: markings : 1058841
lola: fired transitions : 6386654
lola: time used : 13.000000
lola: memory pages used : 5
lola: LAUNCH task # 39 (type EXCL) for 38 StigmergyCommit-PT-06a-CTLFireability-10
lola: time limit : 292 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-08: EXEF 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-06a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 0/292 1/32 StigmergyCommit-PT-06a-CTLFireability-10 47358 m, 9471 m/sec, 222854 t fired, .

Time elapsed: 91 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 39 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-10
lola: result : true
lola: markings : 372557
lola: fired transitions : 2106531
lola: time used : 4.000000
lola: memory pages used : 2
lola: LAUNCH task # 36 (type EXCL) for 31 StigmergyCommit-PT-06a-CTLFireability-09
lola: time limit : 318 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-09
lola: result : true
lola: markings : 45
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 StigmergyCommit-PT-06a-CTLFireability-08
lola: time limit : 389 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-08
lola: result : true
lola: markings : 45
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 21 StigmergyCommit-PT-06a-CTLFireability-07
lola: time limit : 438 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 1/438 1/32 StigmergyCommit-PT-06a-CTLFireability-07 163531 m, 32706 m/sec, 882917 t fired, .

Time elapsed: 96 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 26 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-07
lola: result : true
lola: markings : 372565
lola: fired transitions : 2106633
lola: time used : 3.000000
lola: memory pages used : 2
lola: LAUNCH task # 19 (type EXCL) for 18 StigmergyCommit-PT-06a-CTLFireability-06
lola: time limit : 583 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 3/583 1/32 StigmergyCommit-PT-06a-CTLFireability-06 225751 m, 45150 m/sec, 1368857 t fired, .

Time elapsed: 101 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 19 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-06
lola: result : true
lola: markings : 372581
lola: fired transitions : 2305768
lola: time used : 5.000000
lola: memory pages used : 2
lola: LAUNCH task # 16 (type EXCL) for 15 StigmergyCommit-PT-06a-CTLFireability-05
lola: time limit : 699 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-05
lola: result : true
lola: markings : 66
lola: fired transitions : 116
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 StigmergyCommit-PT-06a-CTLFireability-04
lola: time limit : 874 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 3/874 2/32 StigmergyCommit-PT-06a-CTLFireability-04 308517 m, 61703 m/sec, 1721174 t fired, .

Time elapsed: 106 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 8/874 4/32 StigmergyCommit-PT-06a-CTLFireability-04 771584 m, 92613 m/sec, 4489314 t fired, .

Time elapsed: 111 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 13 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-04
lola: result : true
lola: markings : 839920
lola: fired transitions : 4915272
lola: time used : 9.000000
lola: memory pages used : 4
lola: LAUNCH task # 4 (type EXCL) for 3 StigmergyCommit-PT-06a-CTLFireability-01
lola: time limit : 1162 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-04: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 4/1162 2/32 StigmergyCommit-PT-06a-CTLFireability-01 396295 m, 79259 m/sec, 2242048 t fired, .

Time elapsed: 116 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-04: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 9/1162 4/32 StigmergyCommit-PT-06a-CTLFireability-01 857803 m, 92301 m/sec, 5015220 t fired, .

Time elapsed: 121 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-04: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 14/1162 5/32 StigmergyCommit-PT-06a-CTLFireability-01 969619 m, 22363 m/sec, 6451030 t fired, .

Time elapsed: 126 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-04: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 19/1162 5/32 StigmergyCommit-PT-06a-CTLFireability-01 969619 m, 0 m/sec, 7280870 t fired, .

Time elapsed: 131 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-04: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 24/1162 5/32 StigmergyCommit-PT-06a-CTLFireability-01 969619 m, 0 m/sec, 8388600 t fired, .

Time elapsed: 136 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-04: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 29/1162 5/32 StigmergyCommit-PT-06a-CTLFireability-01 969619 m, 0 m/sec, 9523562 t fired, .

Time elapsed: 141 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-04: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 34/1162 5/32 StigmergyCommit-PT-06a-CTLFireability-01 969622 m, 0 m/sec, 10664747 t fired, .

Time elapsed: 146 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-04: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 39/1162 5/32 StigmergyCommit-PT-06a-CTLFireability-01 969628 m, 1 m/sec, 11791370 t fired, .

Time elapsed: 151 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-04: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 44/1162 5/32 StigmergyCommit-PT-06a-CTLFireability-01 969639 m, 2 m/sec, 12941015 t fired, .

Time elapsed: 156 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-04: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 49/1162 5/32 StigmergyCommit-PT-06a-CTLFireability-01 969659 m, 4 m/sec, 14095264 t fired, .

Time elapsed: 161 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-04: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 54/1162 5/32 StigmergyCommit-PT-06a-CTLFireability-01 969665 m, 1 m/sec, 15261622 t fired, .

Time elapsed: 166 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-04: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 59/1162 5/32 StigmergyCommit-PT-06a-CTLFireability-01 969669 m, 0 m/sec, 16454321 t fired, .

Time elapsed: 171 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-04: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-06a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 64/1162 5/32 StigmergyCommit-PT-06a-CTLFireability-01 987960 m, 3658 m/sec, 17696600 t fired, .

Time elapsed: 176 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 4 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-01
lola: result : false
lola: markings : 1058842
lola: fired transitions : 19045037
lola: time used : 69.000000
lola: memory pages used : 5
lola: LAUNCH task # 1 (type EXCL) for 0 StigmergyCommit-PT-06a-CTLFireability-00
lola: time limit : 1709 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-00
lola: result : true
lola: markings : 46
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 StigmergyCommit-PT-06a-CTLFireability-03
lola: time limit : 3419 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for StigmergyCommit-PT-06a-CTLFireability-03
lola: result : false
lola: markings : 20482
lola: fired transitions : 237648
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-06a-CTLFireability-00: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-01: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-03: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-04: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-06: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-07: DISJ true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-08: EXEF true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-09: DISJ true state space /EXEF
StigmergyCommit-PT-06a-CTLFireability-10: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-12: CTL true CTL model checker
StigmergyCommit-PT-06a-CTLFireability-13: CONJ true CONJ
StigmergyCommit-PT-06a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-06a-CTLFireability-15: CTL false CTL model checker


Time elapsed: 181 secs. Pages in use: 5

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-06a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is StigmergyCommit-PT-06a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647400458"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-06a.tgz
mv StigmergyCommit-PT-06a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;