Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647400434.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is StigmergyCommit-PT-04b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647400434
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 6.5K Feb 26 10:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Feb 26 10:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K Feb 26 10:53 CTLFireability.txt
-rw-r--r-- 1 mcc users 35K Feb 26 10:53 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:11 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:11 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:11 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:11 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 10:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 138K Feb 26 10:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 26 10:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 10:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:11 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 627K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-00
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-01
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-02
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-03
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-04
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-05
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-06
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-07
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-08
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-09
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-10
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-11
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-12
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-13
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-14
FORMULA_NAME StigmergyCommit-PT-04b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679247414147

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyCommit-PT-04b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 17:36:58] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 17:36:58] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 17:36:58] [INFO ] Load time of PNML (sax parser for PT used): 351 ms
[2023-03-19 17:36:58] [INFO ] Transformed 1534 places.
[2023-03-19 17:36:58] [INFO ] Transformed 2136 transitions.
[2023-03-19 17:36:58] [INFO ] Found NUPN structural information;
[2023-03-19 17:36:58] [INFO ] Parsed PT model containing 1534 places and 2136 transitions and 8601 arcs in 548 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 19 ms.
Support contains 86 out of 1534 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1534/1534 places, 2136/2136 transitions.
Discarding 119 places :
Symmetric choice reduction at 0 with 119 rule applications. Total rules 119 place count 1415 transition count 2017
Iterating global reduction 0 with 119 rules applied. Total rules applied 238 place count 1415 transition count 2017
Discarding 70 places :
Symmetric choice reduction at 0 with 70 rule applications. Total rules 308 place count 1345 transition count 1947
Iterating global reduction 0 with 70 rules applied. Total rules applied 378 place count 1345 transition count 1947
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 419 place count 1304 transition count 1906
Iterating global reduction 0 with 41 rules applied. Total rules applied 460 place count 1304 transition count 1906
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 493 place count 1271 transition count 1873
Iterating global reduction 0 with 33 rules applied. Total rules applied 526 place count 1271 transition count 1873
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 553 place count 1244 transition count 1846
Iterating global reduction 0 with 27 rules applied. Total rules applied 580 place count 1244 transition count 1846
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 607 place count 1217 transition count 1819
Iterating global reduction 0 with 27 rules applied. Total rules applied 634 place count 1217 transition count 1819
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 661 place count 1190 transition count 1792
Iterating global reduction 0 with 27 rules applied. Total rules applied 688 place count 1190 transition count 1792
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 715 place count 1163 transition count 1765
Iterating global reduction 0 with 27 rules applied. Total rules applied 742 place count 1163 transition count 1765
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 765 place count 1140 transition count 1742
Iterating global reduction 0 with 23 rules applied. Total rules applied 788 place count 1140 transition count 1742
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 807 place count 1121 transition count 1723
Iterating global reduction 0 with 19 rules applied. Total rules applied 826 place count 1121 transition count 1723
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 831 place count 1121 transition count 1718
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 836 place count 1116 transition count 1713
Iterating global reduction 1 with 5 rules applied. Total rules applied 841 place count 1116 transition count 1713
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 846 place count 1111 transition count 1708
Iterating global reduction 1 with 5 rules applied. Total rules applied 851 place count 1111 transition count 1708
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 852 place count 1110 transition count 1707
Iterating global reduction 1 with 1 rules applied. Total rules applied 853 place count 1110 transition count 1707
Applied a total of 853 rules in 1672 ms. Remains 1110 /1534 variables (removed 424) and now considering 1707/2136 (removed 429) transitions.
// Phase 1: matrix 1707 rows 1110 cols
[2023-03-19 17:37:00] [INFO ] Computed 6 place invariants in 48 ms
[2023-03-19 17:37:01] [INFO ] Implicit Places using invariants in 833 ms returned []
[2023-03-19 17:37:01] [INFO ] Invariant cache hit.
[2023-03-19 17:37:02] [INFO ] Implicit Places using invariants and state equation in 1413 ms returned []
Implicit Place search using SMT with State Equation took 2299 ms to find 0 implicit places.
[2023-03-19 17:37:02] [INFO ] Invariant cache hit.
[2023-03-19 17:37:04] [INFO ] Dead Transitions using invariants and state equation in 2093 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1110/1534 places, 1707/2136 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6067 ms. Remains : 1110/1534 places, 1707/2136 transitions.
Support contains 86 out of 1110 places after structural reductions.
[2023-03-19 17:37:05] [INFO ] Flatten gal took : 369 ms
[2023-03-19 17:37:05] [INFO ] Flatten gal took : 179 ms
[2023-03-19 17:37:06] [INFO ] Input system was already deterministic with 1707 transitions.
Support contains 83 out of 1110 places (down from 86) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 104 resets, run finished after 870 ms. (steps per millisecond=11 ) properties (out of 63) seen :19
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 44) seen :0
Running SMT prover for 44 properties.
[2023-03-19 17:37:07] [INFO ] Invariant cache hit.
[2023-03-19 17:37:09] [INFO ] [Real]Absence check using 6 positive place invariants in 19 ms returned sat
[2023-03-19 17:37:12] [INFO ] After 2143ms SMT Verify possible using state equation in real domain returned unsat :0 sat :6 real:38
[2023-03-19 17:37:13] [INFO ] After 3796ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :6 real:38
Attempting to minimize the solution found.
Minimization took 839 ms.
[2023-03-19 17:37:14] [INFO ] After 6608ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :6 real:38
[2023-03-19 17:37:16] [INFO ] [Nat]Absence check using 6 positive place invariants in 18 ms returned sat
[2023-03-19 17:37:23] [INFO ] After 6062ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :41
[2023-03-19 17:37:26] [INFO ] Deduced a trap composed of 317 places in 852 ms of which 2 ms to minimize.
[2023-03-19 17:37:26] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 1 trap constraints in 946 ms
[2023-03-19 17:37:28] [INFO ] Deduced a trap composed of 335 places in 777 ms of which 3 ms to minimize.
[2023-03-19 17:37:28] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 994 ms
[2023-03-19 17:37:29] [INFO ] Deduced a trap composed of 313 places in 828 ms of which 3 ms to minimize.
[2023-03-19 17:37:30] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 1020 ms
[2023-03-19 17:37:31] [INFO ] Deduced a trap composed of 304 places in 715 ms of which 1 ms to minimize.
[2023-03-19 17:37:31] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 929 ms
[2023-03-19 17:37:32] [INFO ] Deduced a trap composed of 322 places in 878 ms of which 2 ms to minimize.
[2023-03-19 17:37:32] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 1098 ms
[2023-03-19 17:37:35] [INFO ] Deduced a trap composed of 326 places in 807 ms of which 1 ms to minimize.
[2023-03-19 17:37:35] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 999 ms
[2023-03-19 17:37:37] [INFO ] Deduced a trap composed of 319 places in 816 ms of which 2 ms to minimize.
[2023-03-19 17:37:37] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 1016 ms
[2023-03-19 17:37:38] [INFO ] After 20679ms SMT Verify possible using trap constraints in natural domain returned unsat :4 sat :40
Attempting to minimize the solution found.
Minimization took 1358 ms.
[2023-03-19 17:37:39] [INFO ] After 25016ms SMT Verify possible using all constraints in natural domain returned unsat :4 sat :39
Fused 44 Parikh solutions to 40 different solutions.
Parikh walk visited 17 properties in 742 ms.
Support contains 34 out of 1110 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Graph (trivial) has 1032 edges and 1110 vertex of which 85 / 1110 are part of one of the 15 SCC in 9 ms
Free SCC test removed 70 places
Drop transitions removed 95 transitions
Reduce isomorphic transitions removed 95 transitions.
Graph (complete) has 1738 edges and 1040 vertex of which 1035 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.11 ms
Discarding 5 places :
Also discarding 0 output transitions
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 729 transitions
Trivial Post-agglo rules discarded 729 transitions
Performed 729 trivial Post agglomeration. Transition count delta: 729
Iterating post reduction 0 with 734 rules applied. Total rules applied 736 place count 1035 transition count 878
Reduce places removed 729 places and 0 transitions.
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 741 rules applied. Total rules applied 1477 place count 306 transition count 866
Reduce places removed 5 places and 0 transitions.
Performed 21 Post agglomeration using F-continuation condition.Transition count delta: 21
Iterating post reduction 2 with 26 rules applied. Total rules applied 1503 place count 301 transition count 845
Reduce places removed 21 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 22 rules applied. Total rules applied 1525 place count 280 transition count 844
Performed 59 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 59 Pre rules applied. Total rules applied 1525 place count 280 transition count 785
Deduced a syphon composed of 59 places in 0 ms
Reduce places removed 59 places and 0 transitions.
Iterating global reduction 4 with 118 rules applied. Total rules applied 1643 place count 221 transition count 785
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 1646 place count 218 transition count 782
Iterating global reduction 4 with 3 rules applied. Total rules applied 1649 place count 218 transition count 782
Performed 38 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 38 places in 0 ms
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 4 with 76 rules applied. Total rules applied 1725 place count 180 transition count 743
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 4 with 7 rules applied. Total rules applied 1732 place count 180 transition count 736
Discarding 22 places :
Symmetric choice reduction at 5 with 22 rule applications. Total rules 1754 place count 158 transition count 499
Iterating global reduction 5 with 22 rules applied. Total rules applied 1776 place count 158 transition count 499
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 5 with 8 rules applied. Total rules applied 1784 place count 158 transition count 491
Discarding 11 places :
Symmetric choice reduction at 6 with 11 rule applications. Total rules 1795 place count 147 transition count 480
Iterating global reduction 6 with 11 rules applied. Total rules applied 1806 place count 147 transition count 480
Discarding 9 places :
Symmetric choice reduction at 6 with 9 rule applications. Total rules 1815 place count 138 transition count 471
Iterating global reduction 6 with 9 rules applied. Total rules applied 1824 place count 138 transition count 471
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 6 with 5 rules applied. Total rules applied 1829 place count 138 transition count 466
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 1 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 7 with 10 rules applied. Total rules applied 1839 place count 133 transition count 461
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -8
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 7 with 6 rules applied. Total rules applied 1845 place count 130 transition count 469
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 7 with 2 rules applied. Total rules applied 1847 place count 130 transition count 467
Free-agglomeration rule applied 31 times.
Iterating global reduction 7 with 31 rules applied. Total rules applied 1878 place count 130 transition count 436
Reduce places removed 31 places and 0 transitions.
Iterating post reduction 7 with 31 rules applied. Total rules applied 1909 place count 99 transition count 436
Drop transitions removed 26 transitions
Redundant transition composition rules discarded 26 transitions
Iterating global reduction 8 with 26 rules applied. Total rules applied 1935 place count 99 transition count 410
Partial Free-agglomeration rule applied 5 times.
Drop transitions removed 5 transitions
Iterating global reduction 8 with 5 rules applied. Total rules applied 1940 place count 99 transition count 410
Applied a total of 1940 rules in 349 ms. Remains 99 /1110 variables (removed 1011) and now considering 410/1707 (removed 1297) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 349 ms. Remains : 99/1110 places, 410/1707 transitions.
Incomplete random walk after 10000 steps, including 670 resets, run finished after 648 ms. (steps per millisecond=15 ) properties (out of 23) seen :6
Incomplete Best-First random walk after 1001 steps, including 11 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 10 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 15 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 11 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 12 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 14 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 14 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 11 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 12 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 14 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 12 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 12 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 13 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 13 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 14 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 14 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 14 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 17) seen :0
Running SMT prover for 17 properties.
// Phase 1: matrix 410 rows 99 cols
[2023-03-19 17:37:41] [INFO ] Computed 6 place invariants in 2 ms
[2023-03-19 17:37:41] [INFO ] [Real]Absence check using 6 positive place invariants in 2 ms returned sat
[2023-03-19 17:37:41] [INFO ] After 379ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:17
[2023-03-19 17:37:42] [INFO ] [Nat]Absence check using 6 positive place invariants in 5 ms returned sat
[2023-03-19 17:37:42] [INFO ] After 527ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :17
[2023-03-19 17:37:42] [INFO ] State equation strengthened by 169 read => feed constraints.
[2023-03-19 17:37:43] [INFO ] After 596ms SMT Verify possible using 169 Read/Feed constraints in natural domain returned unsat :0 sat :17
[2023-03-19 17:37:43] [INFO ] Deduced a trap composed of 25 places in 233 ms of which 1 ms to minimize.
[2023-03-19 17:37:43] [INFO ] Deduced a trap composed of 22 places in 215 ms of which 2 ms to minimize.
[2023-03-19 17:37:44] [INFO ] Deduced a trap composed of 28 places in 190 ms of which 1 ms to minimize.
[2023-03-19 17:37:44] [INFO ] Deduced a trap composed of 24 places in 169 ms of which 1 ms to minimize.
[2023-03-19 17:37:44] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 920 ms
[2023-03-19 17:37:44] [INFO ] After 2132ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :17
Attempting to minimize the solution found.
Minimization took 406 ms.
[2023-03-19 17:37:45] [INFO ] After 3296ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :17
Fused 17 Parikh solutions to 15 different solutions.
Finished Parikh walk after 21 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=21 )
Parikh walk visited 17 properties in 43 ms.
Successfully simplified 4 atomic propositions for a total of 16 simplifications.
[2023-03-19 17:37:45] [INFO ] Flatten gal took : 121 ms
[2023-03-19 17:37:45] [INFO ] Flatten gal took : 122 ms
[2023-03-19 17:37:45] [INFO ] Input system was already deterministic with 1707 transitions.
Computed a total of 205 stabilizing places and 215 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 1095 transition count 1692
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 1095 transition count 1692
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 41 place count 1084 transition count 1681
Iterating global reduction 0 with 11 rules applied. Total rules applied 52 place count 1084 transition count 1681
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 62 place count 1074 transition count 1671
Iterating global reduction 0 with 10 rules applied. Total rules applied 72 place count 1074 transition count 1671
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 82 place count 1064 transition count 1661
Iterating global reduction 0 with 10 rules applied. Total rules applied 92 place count 1064 transition count 1661
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 102 place count 1054 transition count 1651
Iterating global reduction 0 with 10 rules applied. Total rules applied 112 place count 1054 transition count 1651
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 121 place count 1045 transition count 1642
Iterating global reduction 0 with 9 rules applied. Total rules applied 130 place count 1045 transition count 1642
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 139 place count 1036 transition count 1633
Iterating global reduction 0 with 9 rules applied. Total rules applied 148 place count 1036 transition count 1633
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 156 place count 1028 transition count 1625
Iterating global reduction 0 with 8 rules applied. Total rules applied 164 place count 1028 transition count 1625
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 171 place count 1021 transition count 1618
Iterating global reduction 0 with 7 rules applied. Total rules applied 178 place count 1021 transition count 1618
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 179 place count 1021 transition count 1617
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 183 place count 1017 transition count 1613
Iterating global reduction 1 with 4 rules applied. Total rules applied 187 place count 1017 transition count 1613
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 188 place count 1017 transition count 1612
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 191 place count 1014 transition count 1609
Iterating global reduction 2 with 3 rules applied. Total rules applied 194 place count 1014 transition count 1609
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 197 place count 1011 transition count 1606
Iterating global reduction 2 with 3 rules applied. Total rules applied 200 place count 1011 transition count 1606
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 202 place count 1009 transition count 1604
Iterating global reduction 2 with 2 rules applied. Total rules applied 204 place count 1009 transition count 1604
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 206 place count 1007 transition count 1602
Iterating global reduction 2 with 2 rules applied. Total rules applied 208 place count 1007 transition count 1602
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 210 place count 1005 transition count 1600
Iterating global reduction 2 with 2 rules applied. Total rules applied 212 place count 1005 transition count 1600
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 214 place count 1003 transition count 1598
Iterating global reduction 2 with 2 rules applied. Total rules applied 216 place count 1003 transition count 1598
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 218 place count 1001 transition count 1596
Iterating global reduction 2 with 2 rules applied. Total rules applied 220 place count 1001 transition count 1596
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 222 place count 999 transition count 1594
Iterating global reduction 2 with 2 rules applied. Total rules applied 224 place count 999 transition count 1594
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 226 place count 997 transition count 1592
Iterating global reduction 2 with 2 rules applied. Total rules applied 228 place count 997 transition count 1592
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 229 place count 997 transition count 1591
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 230 place count 996 transition count 1590
Iterating global reduction 3 with 1 rules applied. Total rules applied 231 place count 996 transition count 1590
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 232 place count 995 transition count 1589
Iterating global reduction 3 with 1 rules applied. Total rules applied 233 place count 995 transition count 1589
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 234 place count 994 transition count 1588
Iterating global reduction 3 with 1 rules applied. Total rules applied 235 place count 994 transition count 1588
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 236 place count 994 transition count 1587
Applied a total of 236 rules in 1016 ms. Remains 994 /1110 variables (removed 116) and now considering 1587/1707 (removed 120) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1017 ms. Remains : 994/1110 places, 1587/1707 transitions.
[2023-03-19 17:37:46] [INFO ] Flatten gal took : 59 ms
[2023-03-19 17:37:47] [INFO ] Flatten gal took : 58 ms
[2023-03-19 17:37:47] [INFO ] Input system was already deterministic with 1587 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Graph (trivial) has 1095 edges and 1110 vertex of which 85 / 1110 are part of one of the 15 SCC in 3 ms
Free SCC test removed 70 places
Ensure Unique test removed 80 transitions
Reduce isomorphic transitions removed 80 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 772 transitions
Trivial Post-agglo rules discarded 772 transitions
Performed 772 trivial Post agglomeration. Transition count delta: 772
Iterating post reduction 0 with 772 rules applied. Total rules applied 773 place count 1039 transition count 854
Reduce places removed 772 places and 0 transitions.
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 786 rules applied. Total rules applied 1559 place count 267 transition count 840
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 2 with 5 rules applied. Total rules applied 1564 place count 262 transition count 840
Performed 55 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 55 Pre rules applied. Total rules applied 1564 place count 262 transition count 785
Deduced a syphon composed of 55 places in 1 ms
Reduce places removed 55 places and 0 transitions.
Iterating global reduction 3 with 110 rules applied. Total rules applied 1674 place count 207 transition count 785
Discarding 16 places :
Symmetric choice reduction at 3 with 16 rule applications. Total rules 1690 place count 191 transition count 769
Iterating global reduction 3 with 16 rules applied. Total rules applied 1706 place count 191 transition count 769
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 1706 place count 191 transition count 767
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 1710 place count 189 transition count 767
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 1716 place count 183 transition count 761
Iterating global reduction 3 with 6 rules applied. Total rules applied 1722 place count 183 transition count 761
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 1725 place count 183 transition count 758
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 1726 place count 182 transition count 757
Iterating global reduction 4 with 1 rules applied. Total rules applied 1727 place count 182 transition count 757
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 1728 place count 181 transition count 756
Iterating global reduction 4 with 1 rules applied. Total rules applied 1729 place count 181 transition count 756
Performed 31 Post agglomeration using F-continuation condition.Transition count delta: 31
Deduced a syphon composed of 31 places in 0 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 4 with 62 rules applied. Total rules applied 1791 place count 150 transition count 725
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 1792 place count 150 transition count 724
Discarding 28 places :
Symmetric choice reduction at 5 with 28 rule applications. Total rules 1820 place count 122 transition count 405
Iterating global reduction 5 with 28 rules applied. Total rules applied 1848 place count 122 transition count 405
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 5 with 11 rules applied. Total rules applied 1859 place count 122 transition count 394
Discarding 16 places :
Symmetric choice reduction at 6 with 16 rule applications. Total rules 1875 place count 106 transition count 373
Iterating global reduction 6 with 16 rules applied. Total rules applied 1891 place count 106 transition count 373
Discarding 16 places :
Symmetric choice reduction at 6 with 16 rule applications. Total rules 1907 place count 90 transition count 352
Iterating global reduction 6 with 16 rules applied. Total rules applied 1923 place count 90 transition count 352
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 6 with 7 rules applied. Total rules applied 1930 place count 90 transition count 345
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 1932 place count 89 transition count 344
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1933 place count 88 transition count 339
Iterating global reduction 7 with 1 rules applied. Total rules applied 1934 place count 88 transition count 339
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 1935 place count 88 transition count 338
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 8 with 5 rules applied. Total rules applied 1940 place count 88 transition count 333
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 8 with 10 rules applied. Total rules applied 1950 place count 83 transition count 328
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 1951 place count 82 transition count 327
Applied a total of 1951 rules in 210 ms. Remains 82 /1110 variables (removed 1028) and now considering 327/1707 (removed 1380) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 211 ms. Remains : 82/1110 places, 327/1707 transitions.
[2023-03-19 17:37:47] [INFO ] Flatten gal took : 22 ms
[2023-03-19 17:37:47] [INFO ] Flatten gal took : 22 ms
[2023-03-19 17:37:47] [INFO ] Input system was already deterministic with 327 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 1095 transition count 1692
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 1095 transition count 1692
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 41 place count 1084 transition count 1681
Iterating global reduction 0 with 11 rules applied. Total rules applied 52 place count 1084 transition count 1681
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 62 place count 1074 transition count 1671
Iterating global reduction 0 with 10 rules applied. Total rules applied 72 place count 1074 transition count 1671
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 82 place count 1064 transition count 1661
Iterating global reduction 0 with 10 rules applied. Total rules applied 92 place count 1064 transition count 1661
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 102 place count 1054 transition count 1651
Iterating global reduction 0 with 10 rules applied. Total rules applied 112 place count 1054 transition count 1651
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 121 place count 1045 transition count 1642
Iterating global reduction 0 with 9 rules applied. Total rules applied 130 place count 1045 transition count 1642
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 139 place count 1036 transition count 1633
Iterating global reduction 0 with 9 rules applied. Total rules applied 148 place count 1036 transition count 1633
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 157 place count 1027 transition count 1624
Iterating global reduction 0 with 9 rules applied. Total rules applied 166 place count 1027 transition count 1624
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 174 place count 1019 transition count 1616
Iterating global reduction 0 with 8 rules applied. Total rules applied 182 place count 1019 transition count 1616
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 183 place count 1019 transition count 1615
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 188 place count 1014 transition count 1610
Iterating global reduction 1 with 5 rules applied. Total rules applied 193 place count 1014 transition count 1610
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 195 place count 1014 transition count 1608
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 198 place count 1011 transition count 1605
Iterating global reduction 2 with 3 rules applied. Total rules applied 201 place count 1011 transition count 1605
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 204 place count 1008 transition count 1602
Iterating global reduction 2 with 3 rules applied. Total rules applied 207 place count 1008 transition count 1602
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 209 place count 1006 transition count 1600
Iterating global reduction 2 with 2 rules applied. Total rules applied 211 place count 1006 transition count 1600
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 213 place count 1004 transition count 1598
Iterating global reduction 2 with 2 rules applied. Total rules applied 215 place count 1004 transition count 1598
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 217 place count 1002 transition count 1596
Iterating global reduction 2 with 2 rules applied. Total rules applied 219 place count 1002 transition count 1596
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 221 place count 1000 transition count 1594
Iterating global reduction 2 with 2 rules applied. Total rules applied 223 place count 1000 transition count 1594
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 225 place count 998 transition count 1592
Iterating global reduction 2 with 2 rules applied. Total rules applied 227 place count 998 transition count 1592
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 229 place count 996 transition count 1590
Iterating global reduction 2 with 2 rules applied. Total rules applied 231 place count 996 transition count 1590
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 233 place count 994 transition count 1588
Iterating global reduction 2 with 2 rules applied. Total rules applied 235 place count 994 transition count 1588
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 236 place count 994 transition count 1587
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 237 place count 993 transition count 1586
Iterating global reduction 3 with 1 rules applied. Total rules applied 238 place count 993 transition count 1586
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 239 place count 992 transition count 1585
Iterating global reduction 3 with 1 rules applied. Total rules applied 240 place count 992 transition count 1585
Applied a total of 240 rules in 1212 ms. Remains 992 /1110 variables (removed 118) and now considering 1585/1707 (removed 122) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1213 ms. Remains : 992/1110 places, 1585/1707 transitions.
[2023-03-19 17:37:48] [INFO ] Flatten gal took : 52 ms
[2023-03-19 17:37:48] [INFO ] Flatten gal took : 55 ms
[2023-03-19 17:37:48] [INFO ] Input system was already deterministic with 1585 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Graph (trivial) has 1095 edges and 1110 vertex of which 85 / 1110 are part of one of the 15 SCC in 2 ms
Free SCC test removed 70 places
Ensure Unique test removed 80 transitions
Reduce isomorphic transitions removed 80 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 772 transitions
Trivial Post-agglo rules discarded 772 transitions
Performed 772 trivial Post agglomeration. Transition count delta: 772
Iterating post reduction 0 with 772 rules applied. Total rules applied 773 place count 1039 transition count 854
Reduce places removed 772 places and 0 transitions.
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 786 rules applied. Total rules applied 1559 place count 267 transition count 840
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 2 with 5 rules applied. Total rules applied 1564 place count 262 transition count 840
Performed 55 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 55 Pre rules applied. Total rules applied 1564 place count 262 transition count 785
Deduced a syphon composed of 55 places in 0 ms
Reduce places removed 55 places and 0 transitions.
Iterating global reduction 3 with 110 rules applied. Total rules applied 1674 place count 207 transition count 785
Discarding 16 places :
Symmetric choice reduction at 3 with 16 rule applications. Total rules 1690 place count 191 transition count 769
Iterating global reduction 3 with 16 rules applied. Total rules applied 1706 place count 191 transition count 769
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 1706 place count 191 transition count 767
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 1710 place count 189 transition count 767
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 1716 place count 183 transition count 761
Iterating global reduction 3 with 6 rules applied. Total rules applied 1722 place count 183 transition count 761
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 1725 place count 183 transition count 758
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 1726 place count 182 transition count 757
Iterating global reduction 4 with 1 rules applied. Total rules applied 1727 place count 182 transition count 757
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 1728 place count 181 transition count 756
Iterating global reduction 4 with 1 rules applied. Total rules applied 1729 place count 181 transition count 756
Performed 31 Post agglomeration using F-continuation condition.Transition count delta: 31
Deduced a syphon composed of 31 places in 0 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 4 with 62 rules applied. Total rules applied 1791 place count 150 transition count 725
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 1792 place count 150 transition count 724
Discarding 27 places :
Symmetric choice reduction at 5 with 27 rule applications. Total rules 1819 place count 123 transition count 486
Iterating global reduction 5 with 27 rules applied. Total rules applied 1846 place count 123 transition count 486
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 5 with 10 rules applied. Total rules applied 1856 place count 123 transition count 476
Discarding 16 places :
Symmetric choice reduction at 6 with 16 rule applications. Total rules 1872 place count 107 transition count 455
Iterating global reduction 6 with 16 rules applied. Total rules applied 1888 place count 107 transition count 455
Discarding 16 places :
Symmetric choice reduction at 6 with 16 rule applications. Total rules 1904 place count 91 transition count 434
Iterating global reduction 6 with 16 rules applied. Total rules applied 1920 place count 91 transition count 434
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 6 with 7 rules applied. Total rules applied 1927 place count 91 transition count 427
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 1929 place count 90 transition count 426
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 1930 place count 89 transition count 421
Iterating global reduction 7 with 1 rules applied. Total rules applied 1931 place count 89 transition count 421
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 1932 place count 89 transition count 420
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 8 with 5 rules applied. Total rules applied 1937 place count 89 transition count 415
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 1 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 8 with 10 rules applied. Total rules applied 1947 place count 84 transition count 410
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 1948 place count 83 transition count 409
Applied a total of 1948 rules in 151 ms. Remains 83 /1110 variables (removed 1027) and now considering 409/1707 (removed 1298) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 152 ms. Remains : 83/1110 places, 409/1707 transitions.
[2023-03-19 17:37:49] [INFO ] Flatten gal took : 25 ms
[2023-03-19 17:37:49] [INFO ] Flatten gal took : 26 ms
[2023-03-19 17:37:49] [INFO ] Input system was already deterministic with 409 transitions.
Incomplete random walk after 10000 steps, including 853 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 96 resets, run finished after 9 ms. (steps per millisecond=1111 ) properties (out of 1) seen :0
Finished probabilistic random walk after 1161414 steps, run visited all 1 properties in 2648 ms. (steps per millisecond=438 )
Probabilistic random walk after 1161414 steps, saw 233422 distinct states, run finished after 2649 ms. (steps per millisecond=438 ) properties seen :1
FORMULA StigmergyCommit-PT-04b-CTLFireability-03 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Graph (trivial) has 1091 edges and 1110 vertex of which 85 / 1110 are part of one of the 15 SCC in 1 ms
Free SCC test removed 70 places
Ensure Unique test removed 80 transitions
Reduce isomorphic transitions removed 80 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 769 transitions
Trivial Post-agglo rules discarded 769 transitions
Performed 769 trivial Post agglomeration. Transition count delta: 769
Iterating post reduction 0 with 769 rules applied. Total rules applied 770 place count 1039 transition count 857
Reduce places removed 769 places and 0 transitions.
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 783 rules applied. Total rules applied 1553 place count 270 transition count 843
Reduce places removed 5 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 7 rules applied. Total rules applied 1560 place count 265 transition count 841
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 1562 place count 263 transition count 841
Performed 54 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 54 Pre rules applied. Total rules applied 1562 place count 263 transition count 787
Deduced a syphon composed of 54 places in 0 ms
Reduce places removed 54 places and 0 transitions.
Iterating global reduction 4 with 108 rules applied. Total rules applied 1670 place count 209 transition count 787
Discarding 16 places :
Symmetric choice reduction at 4 with 16 rule applications. Total rules 1686 place count 193 transition count 771
Iterating global reduction 4 with 16 rules applied. Total rules applied 1702 place count 193 transition count 771
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 2 Pre rules applied. Total rules applied 1702 place count 193 transition count 769
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 4 with 4 rules applied. Total rules applied 1706 place count 191 transition count 769
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 1712 place count 185 transition count 763
Iterating global reduction 4 with 6 rules applied. Total rules applied 1718 place count 185 transition count 763
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 1721 place count 185 transition count 760
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 1722 place count 184 transition count 759
Iterating global reduction 5 with 1 rules applied. Total rules applied 1723 place count 184 transition count 759
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 1724 place count 183 transition count 758
Iterating global reduction 5 with 1 rules applied. Total rules applied 1725 place count 183 transition count 758
Performed 31 Post agglomeration using F-continuation condition.Transition count delta: 31
Deduced a syphon composed of 31 places in 0 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 5 with 62 rules applied. Total rules applied 1787 place count 152 transition count 727
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 1788 place count 152 transition count 726
Discarding 27 places :
Symmetric choice reduction at 6 with 27 rule applications. Total rules 1815 place count 125 transition count 408
Iterating global reduction 6 with 27 rules applied. Total rules applied 1842 place count 125 transition count 408
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 6 with 11 rules applied. Total rules applied 1853 place count 125 transition count 397
Discarding 15 places :
Symmetric choice reduction at 7 with 15 rule applications. Total rules 1868 place count 110 transition count 377
Iterating global reduction 7 with 15 rules applied. Total rules applied 1883 place count 110 transition count 377
Discarding 15 places :
Symmetric choice reduction at 7 with 15 rule applications. Total rules 1898 place count 95 transition count 357
Iterating global reduction 7 with 15 rules applied. Total rules applied 1913 place count 95 transition count 357
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 7 with 6 rules applied. Total rules applied 1919 place count 95 transition count 351
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 1921 place count 94 transition count 350
Discarding 1 places :
Symmetric choice reduction at 8 with 1 rule applications. Total rules 1922 place count 93 transition count 345
Iterating global reduction 8 with 1 rules applied. Total rules applied 1923 place count 93 transition count 345
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 1924 place count 93 transition count 344
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 9 with 5 rules applied. Total rules applied 1929 place count 93 transition count 339
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 9 with 10 rules applied. Total rules applied 1939 place count 88 transition count 334
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 9 with 1 rules applied. Total rules applied 1940 place count 87 transition count 333
Applied a total of 1940 rules in 110 ms. Remains 87 /1110 variables (removed 1023) and now considering 333/1707 (removed 1374) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 110 ms. Remains : 87/1110 places, 333/1707 transitions.
[2023-03-19 17:37:52] [INFO ] Flatten gal took : 18 ms
[2023-03-19 17:37:52] [INFO ] Flatten gal took : 18 ms
[2023-03-19 17:37:52] [INFO ] Input system was already deterministic with 333 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 1096 transition count 1693
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 1096 transition count 1693
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 39 place count 1085 transition count 1682
Iterating global reduction 0 with 11 rules applied. Total rules applied 50 place count 1085 transition count 1682
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 60 place count 1075 transition count 1672
Iterating global reduction 0 with 10 rules applied. Total rules applied 70 place count 1075 transition count 1672
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 80 place count 1065 transition count 1662
Iterating global reduction 0 with 10 rules applied. Total rules applied 90 place count 1065 transition count 1662
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 100 place count 1055 transition count 1652
Iterating global reduction 0 with 10 rules applied. Total rules applied 110 place count 1055 transition count 1652
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 120 place count 1045 transition count 1642
Iterating global reduction 0 with 10 rules applied. Total rules applied 130 place count 1045 transition count 1642
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 140 place count 1035 transition count 1632
Iterating global reduction 0 with 10 rules applied. Total rules applied 150 place count 1035 transition count 1632
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 159 place count 1026 transition count 1623
Iterating global reduction 0 with 9 rules applied. Total rules applied 168 place count 1026 transition count 1623
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 176 place count 1018 transition count 1615
Iterating global reduction 0 with 8 rules applied. Total rules applied 184 place count 1018 transition count 1615
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 185 place count 1018 transition count 1614
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 190 place count 1013 transition count 1609
Iterating global reduction 1 with 5 rules applied. Total rules applied 195 place count 1013 transition count 1609
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 197 place count 1013 transition count 1607
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 200 place count 1010 transition count 1604
Iterating global reduction 2 with 3 rules applied. Total rules applied 203 place count 1010 transition count 1604
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 206 place count 1007 transition count 1601
Iterating global reduction 2 with 3 rules applied. Total rules applied 209 place count 1007 transition count 1601
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 211 place count 1005 transition count 1599
Iterating global reduction 2 with 2 rules applied. Total rules applied 213 place count 1005 transition count 1599
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 215 place count 1003 transition count 1597
Iterating global reduction 2 with 2 rules applied. Total rules applied 217 place count 1003 transition count 1597
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 219 place count 1001 transition count 1595
Iterating global reduction 2 with 2 rules applied. Total rules applied 221 place count 1001 transition count 1595
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 223 place count 999 transition count 1593
Iterating global reduction 2 with 2 rules applied. Total rules applied 225 place count 999 transition count 1593
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 227 place count 997 transition count 1591
Iterating global reduction 2 with 2 rules applied. Total rules applied 229 place count 997 transition count 1591
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 231 place count 995 transition count 1589
Iterating global reduction 2 with 2 rules applied. Total rules applied 233 place count 995 transition count 1589
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 235 place count 993 transition count 1587
Iterating global reduction 2 with 2 rules applied. Total rules applied 237 place count 993 transition count 1587
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 238 place count 993 transition count 1586
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 239 place count 992 transition count 1585
Iterating global reduction 3 with 1 rules applied. Total rules applied 240 place count 992 transition count 1585
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 241 place count 991 transition count 1584
Iterating global reduction 3 with 1 rules applied. Total rules applied 242 place count 991 transition count 1584
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 243 place count 990 transition count 1583
Iterating global reduction 3 with 1 rules applied. Total rules applied 244 place count 990 transition count 1583
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 245 place count 990 transition count 1582
Applied a total of 245 rules in 763 ms. Remains 990 /1110 variables (removed 120) and now considering 1582/1707 (removed 125) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 764 ms. Remains : 990/1110 places, 1582/1707 transitions.
[2023-03-19 17:37:52] [INFO ] Flatten gal took : 45 ms
[2023-03-19 17:37:52] [INFO ] Flatten gal took : 47 ms
[2023-03-19 17:37:53] [INFO ] Input system was already deterministic with 1582 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 1096 transition count 1693
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 1096 transition count 1693
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 39 place count 1085 transition count 1682
Iterating global reduction 0 with 11 rules applied. Total rules applied 50 place count 1085 transition count 1682
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 61 place count 1074 transition count 1671
Iterating global reduction 0 with 11 rules applied. Total rules applied 72 place count 1074 transition count 1671
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 83 place count 1063 transition count 1660
Iterating global reduction 0 with 11 rules applied. Total rules applied 94 place count 1063 transition count 1660
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 105 place count 1052 transition count 1649
Iterating global reduction 0 with 11 rules applied. Total rules applied 116 place count 1052 transition count 1649
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 126 place count 1042 transition count 1639
Iterating global reduction 0 with 10 rules applied. Total rules applied 136 place count 1042 transition count 1639
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 146 place count 1032 transition count 1629
Iterating global reduction 0 with 10 rules applied. Total rules applied 156 place count 1032 transition count 1629
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 165 place count 1023 transition count 1620
Iterating global reduction 0 with 9 rules applied. Total rules applied 174 place count 1023 transition count 1620
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 182 place count 1015 transition count 1612
Iterating global reduction 0 with 8 rules applied. Total rules applied 190 place count 1015 transition count 1612
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 191 place count 1015 transition count 1611
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 196 place count 1010 transition count 1606
Iterating global reduction 1 with 5 rules applied. Total rules applied 201 place count 1010 transition count 1606
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 203 place count 1010 transition count 1604
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 206 place count 1007 transition count 1601
Iterating global reduction 2 with 3 rules applied. Total rules applied 209 place count 1007 transition count 1601
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 212 place count 1004 transition count 1598
Iterating global reduction 2 with 3 rules applied. Total rules applied 215 place count 1004 transition count 1598
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 217 place count 1002 transition count 1596
Iterating global reduction 2 with 2 rules applied. Total rules applied 219 place count 1002 transition count 1596
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 221 place count 1000 transition count 1594
Iterating global reduction 2 with 2 rules applied. Total rules applied 223 place count 1000 transition count 1594
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 225 place count 998 transition count 1592
Iterating global reduction 2 with 2 rules applied. Total rules applied 227 place count 998 transition count 1592
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 229 place count 996 transition count 1590
Iterating global reduction 2 with 2 rules applied. Total rules applied 231 place count 996 transition count 1590
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 233 place count 994 transition count 1588
Iterating global reduction 2 with 2 rules applied. Total rules applied 235 place count 994 transition count 1588
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 237 place count 992 transition count 1586
Iterating global reduction 2 with 2 rules applied. Total rules applied 239 place count 992 transition count 1586
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 241 place count 990 transition count 1584
Iterating global reduction 2 with 2 rules applied. Total rules applied 243 place count 990 transition count 1584
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 244 place count 990 transition count 1583
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 245 place count 989 transition count 1582
Iterating global reduction 3 with 1 rules applied. Total rules applied 246 place count 989 transition count 1582
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 247 place count 988 transition count 1581
Iterating global reduction 3 with 1 rules applied. Total rules applied 248 place count 988 transition count 1581
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 249 place count 987 transition count 1580
Iterating global reduction 3 with 1 rules applied. Total rules applied 250 place count 987 transition count 1580
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 251 place count 987 transition count 1579
Applied a total of 251 rules in 1123 ms. Remains 987 /1110 variables (removed 123) and now considering 1579/1707 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1125 ms. Remains : 987/1110 places, 1579/1707 transitions.
[2023-03-19 17:37:54] [INFO ] Flatten gal took : 62 ms
[2023-03-19 17:37:54] [INFO ] Flatten gal took : 55 ms
[2023-03-19 17:37:54] [INFO ] Input system was already deterministic with 1579 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 1095 transition count 1692
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 1095 transition count 1692
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 42 place count 1083 transition count 1680
Iterating global reduction 0 with 12 rules applied. Total rules applied 54 place count 1083 transition count 1680
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 65 place count 1072 transition count 1669
Iterating global reduction 0 with 11 rules applied. Total rules applied 76 place count 1072 transition count 1669
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 87 place count 1061 transition count 1658
Iterating global reduction 0 with 11 rules applied. Total rules applied 98 place count 1061 transition count 1658
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 109 place count 1050 transition count 1647
Iterating global reduction 0 with 11 rules applied. Total rules applied 120 place count 1050 transition count 1647
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 130 place count 1040 transition count 1637
Iterating global reduction 0 with 10 rules applied. Total rules applied 140 place count 1040 transition count 1637
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 150 place count 1030 transition count 1627
Iterating global reduction 0 with 10 rules applied. Total rules applied 160 place count 1030 transition count 1627
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 169 place count 1021 transition count 1618
Iterating global reduction 0 with 9 rules applied. Total rules applied 178 place count 1021 transition count 1618
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 186 place count 1013 transition count 1610
Iterating global reduction 0 with 8 rules applied. Total rules applied 194 place count 1013 transition count 1610
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 195 place count 1013 transition count 1609
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 200 place count 1008 transition count 1604
Iterating global reduction 1 with 5 rules applied. Total rules applied 205 place count 1008 transition count 1604
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 207 place count 1008 transition count 1602
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 210 place count 1005 transition count 1599
Iterating global reduction 2 with 3 rules applied. Total rules applied 213 place count 1005 transition count 1599
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 216 place count 1002 transition count 1596
Iterating global reduction 2 with 3 rules applied. Total rules applied 219 place count 1002 transition count 1596
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 221 place count 1000 transition count 1594
Iterating global reduction 2 with 2 rules applied. Total rules applied 223 place count 1000 transition count 1594
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 225 place count 998 transition count 1592
Iterating global reduction 2 with 2 rules applied. Total rules applied 227 place count 998 transition count 1592
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 229 place count 996 transition count 1590
Iterating global reduction 2 with 2 rules applied. Total rules applied 231 place count 996 transition count 1590
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 233 place count 994 transition count 1588
Iterating global reduction 2 with 2 rules applied. Total rules applied 235 place count 994 transition count 1588
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 237 place count 992 transition count 1586
Iterating global reduction 2 with 2 rules applied. Total rules applied 239 place count 992 transition count 1586
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 241 place count 990 transition count 1584
Iterating global reduction 2 with 2 rules applied. Total rules applied 243 place count 990 transition count 1584
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 245 place count 988 transition count 1582
Iterating global reduction 2 with 2 rules applied. Total rules applied 247 place count 988 transition count 1582
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 248 place count 988 transition count 1581
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 249 place count 987 transition count 1580
Iterating global reduction 3 with 1 rules applied. Total rules applied 250 place count 987 transition count 1580
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 251 place count 986 transition count 1579
Iterating global reduction 3 with 1 rules applied. Total rules applied 252 place count 986 transition count 1579
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 253 place count 985 transition count 1578
Iterating global reduction 3 with 1 rules applied. Total rules applied 254 place count 985 transition count 1578
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 255 place count 985 transition count 1577
Applied a total of 255 rules in 1065 ms. Remains 985 /1110 variables (removed 125) and now considering 1577/1707 (removed 130) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1066 ms. Remains : 985/1110 places, 1577/1707 transitions.
[2023-03-19 17:37:55] [INFO ] Flatten gal took : 75 ms
[2023-03-19 17:37:55] [INFO ] Flatten gal took : 80 ms
[2023-03-19 17:37:55] [INFO ] Input system was already deterministic with 1577 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 1096 transition count 1693
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 1096 transition count 1693
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 39 place count 1085 transition count 1682
Iterating global reduction 0 with 11 rules applied. Total rules applied 50 place count 1085 transition count 1682
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 60 place count 1075 transition count 1672
Iterating global reduction 0 with 10 rules applied. Total rules applied 70 place count 1075 transition count 1672
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 80 place count 1065 transition count 1662
Iterating global reduction 0 with 10 rules applied. Total rules applied 90 place count 1065 transition count 1662
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 100 place count 1055 transition count 1652
Iterating global reduction 0 with 10 rules applied. Total rules applied 110 place count 1055 transition count 1652
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 118 place count 1047 transition count 1644
Iterating global reduction 0 with 8 rules applied. Total rules applied 126 place count 1047 transition count 1644
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 134 place count 1039 transition count 1636
Iterating global reduction 0 with 8 rules applied. Total rules applied 142 place count 1039 transition count 1636
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 149 place count 1032 transition count 1629
Iterating global reduction 0 with 7 rules applied. Total rules applied 156 place count 1032 transition count 1629
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 163 place count 1025 transition count 1622
Iterating global reduction 0 with 7 rules applied. Total rules applied 170 place count 1025 transition count 1622
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 171 place count 1025 transition count 1621
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 175 place count 1021 transition count 1617
Iterating global reduction 1 with 4 rules applied. Total rules applied 179 place count 1021 transition count 1617
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 181 place count 1021 transition count 1615
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 183 place count 1019 transition count 1613
Iterating global reduction 2 with 2 rules applied. Total rules applied 185 place count 1019 transition count 1613
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 187 place count 1017 transition count 1611
Iterating global reduction 2 with 2 rules applied. Total rules applied 189 place count 1017 transition count 1611
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 190 place count 1016 transition count 1610
Iterating global reduction 2 with 1 rules applied. Total rules applied 191 place count 1016 transition count 1610
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 192 place count 1015 transition count 1609
Iterating global reduction 2 with 1 rules applied. Total rules applied 193 place count 1015 transition count 1609
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 194 place count 1014 transition count 1608
Iterating global reduction 2 with 1 rules applied. Total rules applied 195 place count 1014 transition count 1608
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 196 place count 1013 transition count 1607
Iterating global reduction 2 with 1 rules applied. Total rules applied 197 place count 1013 transition count 1607
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 198 place count 1012 transition count 1606
Iterating global reduction 2 with 1 rules applied. Total rules applied 199 place count 1012 transition count 1606
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 200 place count 1011 transition count 1605
Iterating global reduction 2 with 1 rules applied. Total rules applied 201 place count 1011 transition count 1605
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 202 place count 1010 transition count 1604
Iterating global reduction 2 with 1 rules applied. Total rules applied 203 place count 1010 transition count 1604
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 204 place count 1010 transition count 1603
Applied a total of 204 rules in 792 ms. Remains 1010 /1110 variables (removed 100) and now considering 1603/1707 (removed 104) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 793 ms. Remains : 1010/1110 places, 1603/1707 transitions.
[2023-03-19 17:37:56] [INFO ] Flatten gal took : 51 ms
[2023-03-19 17:37:56] [INFO ] Flatten gal took : 59 ms
[2023-03-19 17:37:56] [INFO ] Input system was already deterministic with 1603 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 1094 transition count 1691
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 1094 transition count 1691
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 44 place count 1082 transition count 1679
Iterating global reduction 0 with 12 rules applied. Total rules applied 56 place count 1082 transition count 1679
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 67 place count 1071 transition count 1668
Iterating global reduction 0 with 11 rules applied. Total rules applied 78 place count 1071 transition count 1668
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 89 place count 1060 transition count 1657
Iterating global reduction 0 with 11 rules applied. Total rules applied 100 place count 1060 transition count 1657
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 111 place count 1049 transition count 1646
Iterating global reduction 0 with 11 rules applied. Total rules applied 122 place count 1049 transition count 1646
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 132 place count 1039 transition count 1636
Iterating global reduction 0 with 10 rules applied. Total rules applied 142 place count 1039 transition count 1636
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 152 place count 1029 transition count 1626
Iterating global reduction 0 with 10 rules applied. Total rules applied 162 place count 1029 transition count 1626
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 171 place count 1020 transition count 1617
Iterating global reduction 0 with 9 rules applied. Total rules applied 180 place count 1020 transition count 1617
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 188 place count 1012 transition count 1609
Iterating global reduction 0 with 8 rules applied. Total rules applied 196 place count 1012 transition count 1609
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 197 place count 1012 transition count 1608
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 202 place count 1007 transition count 1603
Iterating global reduction 1 with 5 rules applied. Total rules applied 207 place count 1007 transition count 1603
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 209 place count 1007 transition count 1601
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 212 place count 1004 transition count 1598
Iterating global reduction 2 with 3 rules applied. Total rules applied 215 place count 1004 transition count 1598
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 218 place count 1001 transition count 1595
Iterating global reduction 2 with 3 rules applied. Total rules applied 221 place count 1001 transition count 1595
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 223 place count 999 transition count 1593
Iterating global reduction 2 with 2 rules applied. Total rules applied 225 place count 999 transition count 1593
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 227 place count 997 transition count 1591
Iterating global reduction 2 with 2 rules applied. Total rules applied 229 place count 997 transition count 1591
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 231 place count 995 transition count 1589
Iterating global reduction 2 with 2 rules applied. Total rules applied 233 place count 995 transition count 1589
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 235 place count 993 transition count 1587
Iterating global reduction 2 with 2 rules applied. Total rules applied 237 place count 993 transition count 1587
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 239 place count 991 transition count 1585
Iterating global reduction 2 with 2 rules applied. Total rules applied 241 place count 991 transition count 1585
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 243 place count 989 transition count 1583
Iterating global reduction 2 with 2 rules applied. Total rules applied 245 place count 989 transition count 1583
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 247 place count 987 transition count 1581
Iterating global reduction 2 with 2 rules applied. Total rules applied 249 place count 987 transition count 1581
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 250 place count 987 transition count 1580
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 251 place count 986 transition count 1579
Iterating global reduction 3 with 1 rules applied. Total rules applied 252 place count 986 transition count 1579
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 253 place count 985 transition count 1578
Iterating global reduction 3 with 1 rules applied. Total rules applied 254 place count 985 transition count 1578
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 255 place count 984 transition count 1577
Iterating global reduction 3 with 1 rules applied. Total rules applied 256 place count 984 transition count 1577
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 257 place count 984 transition count 1576
Applied a total of 257 rules in 896 ms. Remains 984 /1110 variables (removed 126) and now considering 1576/1707 (removed 131) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 898 ms. Remains : 984/1110 places, 1576/1707 transitions.
[2023-03-19 17:37:57] [INFO ] Flatten gal took : 42 ms
[2023-03-19 17:37:57] [INFO ] Flatten gal took : 75 ms
[2023-03-19 17:37:58] [INFO ] Input system was already deterministic with 1576 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 1094 transition count 1691
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 1094 transition count 1691
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 43 place count 1083 transition count 1680
Iterating global reduction 0 with 11 rules applied. Total rules applied 54 place count 1083 transition count 1680
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 64 place count 1073 transition count 1670
Iterating global reduction 0 with 10 rules applied. Total rules applied 74 place count 1073 transition count 1670
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 84 place count 1063 transition count 1660
Iterating global reduction 0 with 10 rules applied. Total rules applied 94 place count 1063 transition count 1660
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 104 place count 1053 transition count 1650
Iterating global reduction 0 with 10 rules applied. Total rules applied 114 place count 1053 transition count 1650
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 123 place count 1044 transition count 1641
Iterating global reduction 0 with 9 rules applied. Total rules applied 132 place count 1044 transition count 1641
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 141 place count 1035 transition count 1632
Iterating global reduction 0 with 9 rules applied. Total rules applied 150 place count 1035 transition count 1632
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 158 place count 1027 transition count 1624
Iterating global reduction 0 with 8 rules applied. Total rules applied 166 place count 1027 transition count 1624
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 173 place count 1020 transition count 1617
Iterating global reduction 0 with 7 rules applied. Total rules applied 180 place count 1020 transition count 1617
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 181 place count 1020 transition count 1616
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 185 place count 1016 transition count 1612
Iterating global reduction 1 with 4 rules applied. Total rules applied 189 place count 1016 transition count 1612
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 191 place count 1016 transition count 1610
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 193 place count 1014 transition count 1608
Iterating global reduction 2 with 2 rules applied. Total rules applied 195 place count 1014 transition count 1608
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 197 place count 1012 transition count 1606
Iterating global reduction 2 with 2 rules applied. Total rules applied 199 place count 1012 transition count 1606
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 200 place count 1011 transition count 1605
Iterating global reduction 2 with 1 rules applied. Total rules applied 201 place count 1011 transition count 1605
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 202 place count 1010 transition count 1604
Iterating global reduction 2 with 1 rules applied. Total rules applied 203 place count 1010 transition count 1604
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 204 place count 1009 transition count 1603
Iterating global reduction 2 with 1 rules applied. Total rules applied 205 place count 1009 transition count 1603
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 206 place count 1008 transition count 1602
Iterating global reduction 2 with 1 rules applied. Total rules applied 207 place count 1008 transition count 1602
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 208 place count 1007 transition count 1601
Iterating global reduction 2 with 1 rules applied. Total rules applied 209 place count 1007 transition count 1601
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 210 place count 1006 transition count 1600
Iterating global reduction 2 with 1 rules applied. Total rules applied 211 place count 1006 transition count 1600
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 212 place count 1005 transition count 1599
Iterating global reduction 2 with 1 rules applied. Total rules applied 213 place count 1005 transition count 1599
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 214 place count 1004 transition count 1598
Iterating global reduction 2 with 1 rules applied. Total rules applied 215 place count 1004 transition count 1598
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 216 place count 1003 transition count 1597
Iterating global reduction 2 with 1 rules applied. Total rules applied 217 place count 1003 transition count 1597
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 218 place count 1002 transition count 1596
Iterating global reduction 2 with 1 rules applied. Total rules applied 219 place count 1002 transition count 1596
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 220 place count 1002 transition count 1595
Applied a total of 220 rules in 1010 ms. Remains 1002 /1110 variables (removed 108) and now considering 1595/1707 (removed 112) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1010 ms. Remains : 1002/1110 places, 1595/1707 transitions.
[2023-03-19 17:37:59] [INFO ] Flatten gal took : 40 ms
[2023-03-19 17:37:59] [INFO ] Flatten gal took : 43 ms
[2023-03-19 17:37:59] [INFO ] Input system was already deterministic with 1595 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 1094 transition count 1691
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 1094 transition count 1691
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 44 place count 1082 transition count 1679
Iterating global reduction 0 with 12 rules applied. Total rules applied 56 place count 1082 transition count 1679
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 67 place count 1071 transition count 1668
Iterating global reduction 0 with 11 rules applied. Total rules applied 78 place count 1071 transition count 1668
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 89 place count 1060 transition count 1657
Iterating global reduction 0 with 11 rules applied. Total rules applied 100 place count 1060 transition count 1657
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 111 place count 1049 transition count 1646
Iterating global reduction 0 with 11 rules applied. Total rules applied 122 place count 1049 transition count 1646
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 132 place count 1039 transition count 1636
Iterating global reduction 0 with 10 rules applied. Total rules applied 142 place count 1039 transition count 1636
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 152 place count 1029 transition count 1626
Iterating global reduction 0 with 10 rules applied. Total rules applied 162 place count 1029 transition count 1626
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 171 place count 1020 transition count 1617
Iterating global reduction 0 with 9 rules applied. Total rules applied 180 place count 1020 transition count 1617
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 188 place count 1012 transition count 1609
Iterating global reduction 0 with 8 rules applied. Total rules applied 196 place count 1012 transition count 1609
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 197 place count 1012 transition count 1608
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 202 place count 1007 transition count 1603
Iterating global reduction 1 with 5 rules applied. Total rules applied 207 place count 1007 transition count 1603
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 209 place count 1007 transition count 1601
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 212 place count 1004 transition count 1598
Iterating global reduction 2 with 3 rules applied. Total rules applied 215 place count 1004 transition count 1598
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 218 place count 1001 transition count 1595
Iterating global reduction 2 with 3 rules applied. Total rules applied 221 place count 1001 transition count 1595
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 223 place count 999 transition count 1593
Iterating global reduction 2 with 2 rules applied. Total rules applied 225 place count 999 transition count 1593
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 227 place count 997 transition count 1591
Iterating global reduction 2 with 2 rules applied. Total rules applied 229 place count 997 transition count 1591
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 231 place count 995 transition count 1589
Iterating global reduction 2 with 2 rules applied. Total rules applied 233 place count 995 transition count 1589
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 235 place count 993 transition count 1587
Iterating global reduction 2 with 2 rules applied. Total rules applied 237 place count 993 transition count 1587
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 239 place count 991 transition count 1585
Iterating global reduction 2 with 2 rules applied. Total rules applied 241 place count 991 transition count 1585
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 243 place count 989 transition count 1583
Iterating global reduction 2 with 2 rules applied. Total rules applied 245 place count 989 transition count 1583
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 247 place count 987 transition count 1581
Iterating global reduction 2 with 2 rules applied. Total rules applied 249 place count 987 transition count 1581
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 250 place count 987 transition count 1580
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 251 place count 986 transition count 1579
Iterating global reduction 3 with 1 rules applied. Total rules applied 252 place count 986 transition count 1579
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 253 place count 985 transition count 1578
Iterating global reduction 3 with 1 rules applied. Total rules applied 254 place count 985 transition count 1578
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 255 place count 984 transition count 1577
Iterating global reduction 3 with 1 rules applied. Total rules applied 256 place count 984 transition count 1577
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 257 place count 984 transition count 1576
Applied a total of 257 rules in 1002 ms. Remains 984 /1110 variables (removed 126) and now considering 1576/1707 (removed 131) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1003 ms. Remains : 984/1110 places, 1576/1707 transitions.
[2023-03-19 17:38:00] [INFO ] Flatten gal took : 40 ms
[2023-03-19 17:38:00] [INFO ] Flatten gal took : 44 ms
[2023-03-19 17:38:00] [INFO ] Input system was already deterministic with 1576 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 1094 transition count 1691
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 1094 transition count 1691
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 44 place count 1082 transition count 1679
Iterating global reduction 0 with 12 rules applied. Total rules applied 56 place count 1082 transition count 1679
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 67 place count 1071 transition count 1668
Iterating global reduction 0 with 11 rules applied. Total rules applied 78 place count 1071 transition count 1668
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 89 place count 1060 transition count 1657
Iterating global reduction 0 with 11 rules applied. Total rules applied 100 place count 1060 transition count 1657
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 111 place count 1049 transition count 1646
Iterating global reduction 0 with 11 rules applied. Total rules applied 122 place count 1049 transition count 1646
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 132 place count 1039 transition count 1636
Iterating global reduction 0 with 10 rules applied. Total rules applied 142 place count 1039 transition count 1636
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 152 place count 1029 transition count 1626
Iterating global reduction 0 with 10 rules applied. Total rules applied 162 place count 1029 transition count 1626
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 171 place count 1020 transition count 1617
Iterating global reduction 0 with 9 rules applied. Total rules applied 180 place count 1020 transition count 1617
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 188 place count 1012 transition count 1609
Iterating global reduction 0 with 8 rules applied. Total rules applied 196 place count 1012 transition count 1609
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 197 place count 1012 transition count 1608
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 202 place count 1007 transition count 1603
Iterating global reduction 1 with 5 rules applied. Total rules applied 207 place count 1007 transition count 1603
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 209 place count 1007 transition count 1601
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 212 place count 1004 transition count 1598
Iterating global reduction 2 with 3 rules applied. Total rules applied 215 place count 1004 transition count 1598
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 218 place count 1001 transition count 1595
Iterating global reduction 2 with 3 rules applied. Total rules applied 221 place count 1001 transition count 1595
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 223 place count 999 transition count 1593
Iterating global reduction 2 with 2 rules applied. Total rules applied 225 place count 999 transition count 1593
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 227 place count 997 transition count 1591
Iterating global reduction 2 with 2 rules applied. Total rules applied 229 place count 997 transition count 1591
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 231 place count 995 transition count 1589
Iterating global reduction 2 with 2 rules applied. Total rules applied 233 place count 995 transition count 1589
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 235 place count 993 transition count 1587
Iterating global reduction 2 with 2 rules applied. Total rules applied 237 place count 993 transition count 1587
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 239 place count 991 transition count 1585
Iterating global reduction 2 with 2 rules applied. Total rules applied 241 place count 991 transition count 1585
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 243 place count 989 transition count 1583
Iterating global reduction 2 with 2 rules applied. Total rules applied 245 place count 989 transition count 1583
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 247 place count 987 transition count 1581
Iterating global reduction 2 with 2 rules applied. Total rules applied 249 place count 987 transition count 1581
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 250 place count 987 transition count 1580
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 251 place count 986 transition count 1579
Iterating global reduction 3 with 1 rules applied. Total rules applied 252 place count 986 transition count 1579
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 253 place count 985 transition count 1578
Iterating global reduction 3 with 1 rules applied. Total rules applied 254 place count 985 transition count 1578
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 255 place count 984 transition count 1577
Iterating global reduction 3 with 1 rules applied. Total rules applied 256 place count 984 transition count 1577
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 257 place count 984 transition count 1576
Applied a total of 257 rules in 752 ms. Remains 984 /1110 variables (removed 126) and now considering 1576/1707 (removed 131) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 753 ms. Remains : 984/1110 places, 1576/1707 transitions.
[2023-03-19 17:38:01] [INFO ] Flatten gal took : 40 ms
[2023-03-19 17:38:01] [INFO ] Flatten gal took : 78 ms
[2023-03-19 17:38:01] [INFO ] Input system was already deterministic with 1576 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 1094 transition count 1691
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 1094 transition count 1691
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 44 place count 1082 transition count 1679
Iterating global reduction 0 with 12 rules applied. Total rules applied 56 place count 1082 transition count 1679
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 67 place count 1071 transition count 1668
Iterating global reduction 0 with 11 rules applied. Total rules applied 78 place count 1071 transition count 1668
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 89 place count 1060 transition count 1657
Iterating global reduction 0 with 11 rules applied. Total rules applied 100 place count 1060 transition count 1657
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 111 place count 1049 transition count 1646
Iterating global reduction 0 with 11 rules applied. Total rules applied 122 place count 1049 transition count 1646
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 132 place count 1039 transition count 1636
Iterating global reduction 0 with 10 rules applied. Total rules applied 142 place count 1039 transition count 1636
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 152 place count 1029 transition count 1626
Iterating global reduction 0 with 10 rules applied. Total rules applied 162 place count 1029 transition count 1626
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 171 place count 1020 transition count 1617
Iterating global reduction 0 with 9 rules applied. Total rules applied 180 place count 1020 transition count 1617
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 188 place count 1012 transition count 1609
Iterating global reduction 0 with 8 rules applied. Total rules applied 196 place count 1012 transition count 1609
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 197 place count 1012 transition count 1608
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 202 place count 1007 transition count 1603
Iterating global reduction 1 with 5 rules applied. Total rules applied 207 place count 1007 transition count 1603
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 209 place count 1007 transition count 1601
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 212 place count 1004 transition count 1598
Iterating global reduction 2 with 3 rules applied. Total rules applied 215 place count 1004 transition count 1598
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 218 place count 1001 transition count 1595
Iterating global reduction 2 with 3 rules applied. Total rules applied 221 place count 1001 transition count 1595
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 223 place count 999 transition count 1593
Iterating global reduction 2 with 2 rules applied. Total rules applied 225 place count 999 transition count 1593
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 227 place count 997 transition count 1591
Iterating global reduction 2 with 2 rules applied. Total rules applied 229 place count 997 transition count 1591
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 231 place count 995 transition count 1589
Iterating global reduction 2 with 2 rules applied. Total rules applied 233 place count 995 transition count 1589
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 235 place count 993 transition count 1587
Iterating global reduction 2 with 2 rules applied. Total rules applied 237 place count 993 transition count 1587
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 239 place count 991 transition count 1585
Iterating global reduction 2 with 2 rules applied. Total rules applied 241 place count 991 transition count 1585
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 243 place count 989 transition count 1583
Iterating global reduction 2 with 2 rules applied. Total rules applied 245 place count 989 transition count 1583
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 247 place count 987 transition count 1581
Iterating global reduction 2 with 2 rules applied. Total rules applied 249 place count 987 transition count 1581
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 250 place count 987 transition count 1580
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 251 place count 986 transition count 1579
Iterating global reduction 3 with 1 rules applied. Total rules applied 252 place count 986 transition count 1579
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 253 place count 985 transition count 1578
Iterating global reduction 3 with 1 rules applied. Total rules applied 254 place count 985 transition count 1578
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 255 place count 984 transition count 1577
Iterating global reduction 3 with 1 rules applied. Total rules applied 256 place count 984 transition count 1577
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 257 place count 984 transition count 1576
Applied a total of 257 rules in 1084 ms. Remains 984 /1110 variables (removed 126) and now considering 1576/1707 (removed 131) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1085 ms. Remains : 984/1110 places, 1576/1707 transitions.
[2023-03-19 17:38:02] [INFO ] Flatten gal took : 46 ms
[2023-03-19 17:38:02] [INFO ] Flatten gal took : 46 ms
[2023-03-19 17:38:02] [INFO ] Input system was already deterministic with 1576 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Graph (trivial) has 1080 edges and 1110 vertex of which 85 / 1110 are part of one of the 15 SCC in 2 ms
Free SCC test removed 70 places
Ensure Unique test removed 80 transitions
Reduce isomorphic transitions removed 80 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 760 transitions
Trivial Post-agglo rules discarded 760 transitions
Performed 760 trivial Post agglomeration. Transition count delta: 760
Iterating post reduction 0 with 760 rules applied. Total rules applied 761 place count 1039 transition count 866
Reduce places removed 760 places and 0 transitions.
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 774 rules applied. Total rules applied 1535 place count 279 transition count 852
Reduce places removed 5 places and 0 transitions.
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Iterating post reduction 2 with 12 rules applied. Total rules applied 1547 place count 274 transition count 845
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 3 with 7 rules applied. Total rules applied 1554 place count 267 transition count 845
Performed 55 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 55 Pre rules applied. Total rules applied 1554 place count 267 transition count 790
Deduced a syphon composed of 55 places in 1 ms
Reduce places removed 55 places and 0 transitions.
Iterating global reduction 4 with 110 rules applied. Total rules applied 1664 place count 212 transition count 790
Discarding 15 places :
Symmetric choice reduction at 4 with 15 rule applications. Total rules 1679 place count 197 transition count 775
Iterating global reduction 4 with 15 rules applied. Total rules applied 1694 place count 197 transition count 775
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 1694 place count 197 transition count 774
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 1696 place count 196 transition count 774
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 1702 place count 190 transition count 768
Iterating global reduction 4 with 6 rules applied. Total rules applied 1708 place count 190 transition count 768
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 1711 place count 190 transition count 765
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 1712 place count 189 transition count 764
Iterating global reduction 5 with 1 rules applied. Total rules applied 1713 place count 189 transition count 764
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 1714 place count 188 transition count 763
Iterating global reduction 5 with 1 rules applied. Total rules applied 1715 place count 188 transition count 763
Performed 31 Post agglomeration using F-continuation condition.Transition count delta: 31
Deduced a syphon composed of 31 places in 1 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 5 with 62 rules applied. Total rules applied 1777 place count 157 transition count 732
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 1778 place count 157 transition count 731
Discarding 27 places :
Symmetric choice reduction at 6 with 27 rule applications. Total rules 1805 place count 130 transition count 413
Iterating global reduction 6 with 27 rules applied. Total rules applied 1832 place count 130 transition count 413
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 6 with 10 rules applied. Total rules applied 1842 place count 130 transition count 403
Discarding 15 places :
Symmetric choice reduction at 7 with 15 rule applications. Total rules 1857 place count 115 transition count 383
Iterating global reduction 7 with 15 rules applied. Total rules applied 1872 place count 115 transition count 383
Discarding 14 places :
Symmetric choice reduction at 7 with 14 rule applications. Total rules 1886 place count 101 transition count 364
Iterating global reduction 7 with 14 rules applied. Total rules applied 1900 place count 101 transition count 364
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 7 with 5 rules applied. Total rules applied 1905 place count 101 transition count 359
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 1907 place count 100 transition count 358
Discarding 1 places :
Symmetric choice reduction at 8 with 1 rule applications. Total rules 1908 place count 99 transition count 353
Iterating global reduction 8 with 1 rules applied. Total rules applied 1909 place count 99 transition count 353
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 1910 place count 99 transition count 352
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 9 with 5 rules applied. Total rules applied 1915 place count 99 transition count 347
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 9 with 10 rules applied. Total rules applied 1925 place count 94 transition count 342
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 9 with 1 rules applied. Total rules applied 1926 place count 93 transition count 341
Applied a total of 1926 rules in 130 ms. Remains 93 /1110 variables (removed 1017) and now considering 341/1707 (removed 1366) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 131 ms. Remains : 93/1110 places, 341/1707 transitions.
[2023-03-19 17:38:03] [INFO ] Flatten gal took : 20 ms
[2023-03-19 17:38:03] [INFO ] Flatten gal took : 18 ms
[2023-03-19 17:38:03] [INFO ] Input system was already deterministic with 341 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1110/1110 places, 1707/1707 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 1096 transition count 1693
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 1096 transition count 1693
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 38 place count 1086 transition count 1683
Iterating global reduction 0 with 10 rules applied. Total rules applied 48 place count 1086 transition count 1683
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 57 place count 1077 transition count 1674
Iterating global reduction 0 with 9 rules applied. Total rules applied 66 place count 1077 transition count 1674
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 75 place count 1068 transition count 1665
Iterating global reduction 0 with 9 rules applied. Total rules applied 84 place count 1068 transition count 1665
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 93 place count 1059 transition count 1656
Iterating global reduction 0 with 9 rules applied. Total rules applied 102 place count 1059 transition count 1656
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 110 place count 1051 transition count 1648
Iterating global reduction 0 with 8 rules applied. Total rules applied 118 place count 1051 transition count 1648
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 125 place count 1044 transition count 1641
Iterating global reduction 0 with 7 rules applied. Total rules applied 132 place count 1044 transition count 1641
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 138 place count 1038 transition count 1635
Iterating global reduction 0 with 6 rules applied. Total rules applied 144 place count 1038 transition count 1635
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 149 place count 1033 transition count 1630
Iterating global reduction 0 with 5 rules applied. Total rules applied 154 place count 1033 transition count 1630
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 158 place count 1029 transition count 1626
Iterating global reduction 0 with 4 rules applied. Total rules applied 162 place count 1029 transition count 1626
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 163 place count 1029 transition count 1625
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 166 place count 1026 transition count 1622
Iterating global reduction 1 with 3 rules applied. Total rules applied 169 place count 1026 transition count 1622
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 172 place count 1023 transition count 1619
Iterating global reduction 1 with 3 rules applied. Total rules applied 175 place count 1023 transition count 1619
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 177 place count 1021 transition count 1617
Iterating global reduction 1 with 2 rules applied. Total rules applied 179 place count 1021 transition count 1617
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 181 place count 1019 transition count 1615
Iterating global reduction 1 with 2 rules applied. Total rules applied 183 place count 1019 transition count 1615
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 185 place count 1017 transition count 1613
Iterating global reduction 1 with 2 rules applied. Total rules applied 187 place count 1017 transition count 1613
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 189 place count 1015 transition count 1611
Iterating global reduction 1 with 2 rules applied. Total rules applied 191 place count 1015 transition count 1611
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 193 place count 1013 transition count 1609
Iterating global reduction 1 with 2 rules applied. Total rules applied 195 place count 1013 transition count 1609
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 197 place count 1011 transition count 1607
Iterating global reduction 1 with 2 rules applied. Total rules applied 199 place count 1011 transition count 1607
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 201 place count 1009 transition count 1605
Iterating global reduction 1 with 2 rules applied. Total rules applied 203 place count 1009 transition count 1605
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 204 place count 1009 transition count 1604
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 205 place count 1008 transition count 1603
Iterating global reduction 2 with 1 rules applied. Total rules applied 206 place count 1008 transition count 1603
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 207 place count 1007 transition count 1602
Iterating global reduction 2 with 1 rules applied. Total rules applied 208 place count 1007 transition count 1602
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 209 place count 1006 transition count 1601
Iterating global reduction 2 with 1 rules applied. Total rules applied 210 place count 1006 transition count 1601
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 211 place count 1006 transition count 1600
Applied a total of 211 rules in 887 ms. Remains 1006 /1110 variables (removed 104) and now considering 1600/1707 (removed 107) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 888 ms. Remains : 1006/1110 places, 1600/1707 transitions.
[2023-03-19 17:38:04] [INFO ] Flatten gal took : 41 ms
[2023-03-19 17:38:04] [INFO ] Flatten gal took : 45 ms
[2023-03-19 17:38:04] [INFO ] Input system was already deterministic with 1600 transitions.
[2023-03-19 17:38:04] [INFO ] Flatten gal took : 46 ms
[2023-03-19 17:38:04] [INFO ] Flatten gal took : 48 ms
[2023-03-19 17:38:04] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 6 ms.
[2023-03-19 17:38:04] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1110 places, 1707 transitions and 7731 arcs took 13 ms.
Total runtime 66233 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT StigmergyCommit-PT-04b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA StigmergyCommit-PT-04b-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-04b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-04b-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-04b-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-04b-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-04b-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-04b-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-04b-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-04b-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-04b-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-04b-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679248125202

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 4 (type EXCL) for 3 StigmergyCommit-PT-04b-CTLFireability-01
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-01
lola: result : true
lola: markings : 23
lola: fired transitions : 22
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: LAUNCH task # 52 (type EXCL) for 51 StigmergyCommit-PT-04b-CTLFireability-14
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-14
lola: result : false
lola: markings : 611
lola: fired transitions : 804
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 StigmergyCommit-PT-04b-CTLFireability-04
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 58 (type FNDP) for 34 StigmergyCommit-PT-04b-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 58 (type FNDP) for StigmergyCommit-PT-04b-CTLFireability-11
lola: result : true
lola: fired transitions : 13
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-04: EU 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 3 0 0 3 0 0 0
StigmergyCommit-PT-04b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EU EXCL 3/239 1/32 StigmergyCommit-PT-04b-CTLFireability-04 88088 m, 17617 m/sec, 338210 t fired, .

Time elapsed: 9 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-04: EU 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 3 0 0 3 0 0 0
StigmergyCommit-PT-04b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EU EXCL 8/239 1/32 StigmergyCommit-PT-04b-CTLFireability-04 249888 m, 32360 m/sec, 1124848 t fired, .

Time elapsed: 14 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-04: EU 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 3 0 0 3 0 0 0
StigmergyCommit-PT-04b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EU EXCL 13/239 2/32 StigmergyCommit-PT-04b-CTLFireability-04 391271 m, 28276 m/sec, 1883968 t fired, .

Time elapsed: 19 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-04: EU 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 3 0 0 3 0 0 0
StigmergyCommit-PT-04b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EU EXCL 18/239 2/32 StigmergyCommit-PT-04b-CTLFireability-04 538937 m, 29533 m/sec, 2659024 t fired, .

Time elapsed: 24 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-04: EU 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 3 0 0 3 0 0 0
StigmergyCommit-PT-04b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EU EXCL 23/239 3/32 StigmergyCommit-PT-04b-CTLFireability-04 687298 m, 29672 m/sec, 3500003 t fired, .

Time elapsed: 29 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-04: EU 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 3 0 0 3 0 0 0
StigmergyCommit-PT-04b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 EU EXCL 28/239 3/32 StigmergyCommit-PT-04b-CTLFireability-04 831489 m, 28838 m/sec, 4425509 t fired, .

Time elapsed: 34 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 10 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-04
lola: result : true
lola: markings : 856530
lola: fired transitions : 4571387
lola: time used : 29.000000
lola: memory pages used : 4
lola: LAUNCH task # 55 (type EXCL) for 54 StigmergyCommit-PT-04b-CTLFireability-15
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-15
lola: result : true
lola: markings : 9985
lola: fired transitions : 15440
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 StigmergyCommit-PT-04b-CTLFireability-13
lola: time limit : 274 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 3 0 0 3 0 0 0
StigmergyCommit-PT-04b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 4/274 2/32 StigmergyCommit-PT-04b-CTLFireability-13 231662 m, 46332 m/sec, 443992 t fired, .

Time elapsed: 39 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 3 0 0 3 0 0 0
StigmergyCommit-PT-04b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 9/274 4/32 StigmergyCommit-PT-04b-CTLFireability-13 505311 m, 54729 m/sec, 992181 t fired, .

Time elapsed: 44 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 3 0 0 3 0 0 0
StigmergyCommit-PT-04b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 14/274 6/32 StigmergyCommit-PT-04b-CTLFireability-13 749606 m, 48859 m/sec, 1548352 t fired, .

Time elapsed: 49 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 3 0 0 3 0 0 0
StigmergyCommit-PT-04b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 19/274 8/32 StigmergyCommit-PT-04b-CTLFireability-13 971844 m, 44447 m/sec, 2095357 t fired, .

Time elapsed: 54 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 3 0 0 3 0 0 0
StigmergyCommit-PT-04b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 24/274 10/32 StigmergyCommit-PT-04b-CTLFireability-13 1177385 m, 41108 m/sec, 2585443 t fired, .

Time elapsed: 59 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 3 0 0 3 0 0 0
StigmergyCommit-PT-04b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 29/274 11/32 StigmergyCommit-PT-04b-CTLFireability-13 1396638 m, 43850 m/sec, 3126060 t fired, .

Time elapsed: 64 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 49 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-13
lola: result : false
lola: markings : 1558640
lola: fired transitions : 3513756
lola: time used : 33.000000
lola: memory pages used : 13
lola: LAUNCH task # 46 (type EXCL) for 37 StigmergyCommit-PT-04b-CTLFireability-12
lola: time limit : 294 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-12
lola: result : true
lola: markings : 103
lola: fired transitions : 102
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 37 StigmergyCommit-PT-04b-CTLFireability-12
lola: time limit : 321 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 1/321 1/32 StigmergyCommit-PT-04b-CTLFireability-12 58331 m, 11666 m/sec, 87284 t fired, .

Time elapsed: 69 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 6/321 3/32 StigmergyCommit-PT-04b-CTLFireability-12 340721 m, 56478 m/sec, 647007 t fired, .

Time elapsed: 74 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 11/321 5/32 StigmergyCommit-PT-04b-CTLFireability-12 622390 m, 56333 m/sec, 1224913 t fired, .

Time elapsed: 79 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 16/321 7/32 StigmergyCommit-PT-04b-CTLFireability-12 861727 m, 47867 m/sec, 1774056 t fired, .

Time elapsed: 84 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 21/321 9/32 StigmergyCommit-PT-04b-CTLFireability-12 1109817 m, 49618 m/sec, 2313956 t fired, .

Time elapsed: 89 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 26/321 11/32 StigmergyCommit-PT-04b-CTLFireability-12 1352495 m, 48535 m/sec, 2863321 t fired, .

Time elapsed: 94 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 31/321 13/32 StigmergyCommit-PT-04b-CTLFireability-12 1561194 m, 41739 m/sec, 3372201 t fired, .

Time elapsed: 99 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 36/321 14/32 StigmergyCommit-PT-04b-CTLFireability-12 1764806 m, 40722 m/sec, 3894159 t fired, .

Time elapsed: 104 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 41/321 16/32 StigmergyCommit-PT-04b-CTLFireability-12 2008609 m, 48760 m/sec, 4427640 t fired, .

Time elapsed: 109 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 46/321 18/32 StigmergyCommit-PT-04b-CTLFireability-12 2248486 m, 47975 m/sec, 4966880 t fired, .

Time elapsed: 114 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 51/321 20/32 StigmergyCommit-PT-04b-CTLFireability-12 2490244 m, 48351 m/sec, 5486142 t fired, .

Time elapsed: 119 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 56/321 22/32 StigmergyCommit-PT-04b-CTLFireability-12 2775220 m, 56995 m/sec, 6051609 t fired, .

Time elapsed: 124 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 61/321 25/32 StigmergyCommit-PT-04b-CTLFireability-12 3065040 m, 57964 m/sec, 6634451 t fired, .

Time elapsed: 129 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 66/321 27/32 StigmergyCommit-PT-04b-CTLFireability-12 3355669 m, 58125 m/sec, 7211043 t fired, .

Time elapsed: 134 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 71/321 29/32 StigmergyCommit-PT-04b-CTLFireability-12 3620785 m, 53023 m/sec, 7770116 t fired, .

Time elapsed: 139 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 1 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 76/321 31/32 StigmergyCommit-PT-04b-CTLFireability-12 3868957 m, 49634 m/sec, 8320646 t fired, .

Time elapsed: 144 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 44 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-04b-CTLFireability-12: CONJ 0 1 0 0 4 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 42 (type EXCL) for 37 StigmergyCommit-PT-04b-CTLFireability-12
lola: time limit : 345 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-12
lola: result : true
lola: markings : 67
lola: fired transitions : 66
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 27 StigmergyCommit-PT-04b-CTLFireability-10
lola: time limit : 383 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-10
lola: result : true
lola: markings : 98624
lola: fired transitions : 176586
lola: time used : 3.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 StigmergyCommit-PT-04b-CTLFireability-09
lola: time limit : 492 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 2/492 2/32 StigmergyCommit-PT-04b-CTLFireability-09 154900 m, 30980 m/sec, 299074 t fired, .

Time elapsed: 154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 7/492 4/32 StigmergyCommit-PT-04b-CTLFireability-09 444118 m, 57843 m/sec, 878906 t fired, .

Time elapsed: 159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 12/492 6/32 StigmergyCommit-PT-04b-CTLFireability-09 702988 m, 51774 m/sec, 1446292 t fired, .

Time elapsed: 164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 17/492 8/32 StigmergyCommit-PT-04b-CTLFireability-09 937718 m, 46946 m/sec, 2002062 t fired, .

Time elapsed: 169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 22/492 10/32 StigmergyCommit-PT-04b-CTLFireability-09 1168782 m, 46212 m/sec, 2552425 t fired, .

Time elapsed: 174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 27/492 11/32 StigmergyCommit-PT-04b-CTLFireability-09 1388102 m, 43864 m/sec, 3106012 t fired, .

Time elapsed: 179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 32/492 14/32 StigmergyCommit-PT-04b-CTLFireability-09 1620568 m, 46493 m/sec, 3605562 t fired, .

Time elapsed: 184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 37/492 18/32 StigmergyCommit-PT-04b-CTLFireability-09 1897261 m, 55338 m/sec, 4161518 t fired, .

Time elapsed: 189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 42/492 21/32 StigmergyCommit-PT-04b-CTLFireability-09 2168941 m, 54336 m/sec, 4703590 t fired, .

Time elapsed: 194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 47/492 23/32 StigmergyCommit-PT-04b-CTLFireability-09 2448038 m, 55819 m/sec, 5272986 t fired, .

Time elapsed: 199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 52/492 25/32 StigmergyCommit-PT-04b-CTLFireability-09 2719005 m, 54193 m/sec, 5825840 t fired, .

Time elapsed: 204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 57/492 27/32 StigmergyCommit-PT-04b-CTLFireability-09 2956598 m, 47518 m/sec, 6389702 t fired, .

Time elapsed: 209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 62/492 30/32 StigmergyCommit-PT-04b-CTLFireability-09 3254098 m, 59500 m/sec, 6959413 t fired, .

Time elapsed: 214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 25 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 219 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 22 (type EXCL) for 21 StigmergyCommit-PT-04b-CTLFireability-08
lola: time limit : 563 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-08
lola: result : true
lola: markings : 796
lola: fired transitions : 1734
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 StigmergyCommit-PT-04b-CTLFireability-07
lola: time limit : 676 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-07
lola: result : true
lola: markings : 318
lola: fired transitions : 318
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 StigmergyCommit-PT-04b-CTLFireability-06
lola: time limit : 845 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-06
lola: result : false
lola: markings : 797
lola: fired transitions : 940
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 StigmergyCommit-PT-04b-CTLFireability-05
lola: time limit : 1126 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 4/1126 1/32 StigmergyCommit-PT-04b-CTLFireability-05 99904 m, 19980 m/sec, 565866 t fired, .

Time elapsed: 224 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 9/1126 2/32 StigmergyCommit-PT-04b-CTLFireability-05 199665 m, 19952 m/sec, 1175331 t fired, .

Time elapsed: 229 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 14/1126 3/32 StigmergyCommit-PT-04b-CTLFireability-05 295091 m, 19085 m/sec, 1794261 t fired, .

Time elapsed: 234 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 19/1126 4/32 StigmergyCommit-PT-04b-CTLFireability-05 386226 m, 18227 m/sec, 2400029 t fired, .

Time elapsed: 239 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 24/1126 5/32 StigmergyCommit-PT-04b-CTLFireability-05 477257 m, 18206 m/sec, 2990057 t fired, .

Time elapsed: 244 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 29/1126 6/32 StigmergyCommit-PT-04b-CTLFireability-05 568513 m, 18251 m/sec, 3598810 t fired, .

Time elapsed: 249 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 34/1126 6/32 StigmergyCommit-PT-04b-CTLFireability-05 657184 m, 17734 m/sec, 4196742 t fired, .

Time elapsed: 254 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 39/1126 7/32 StigmergyCommit-PT-04b-CTLFireability-05 745692 m, 17701 m/sec, 4805008 t fired, .

Time elapsed: 259 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 44/1126 8/32 StigmergyCommit-PT-04b-CTLFireability-05 834892 m, 17840 m/sec, 5396639 t fired, .

Time elapsed: 264 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 49/1126 9/32 StigmergyCommit-PT-04b-CTLFireability-05 926214 m, 18264 m/sec, 6001047 t fired, .

Time elapsed: 269 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 54/1126 10/32 StigmergyCommit-PT-04b-CTLFireability-05 1013485 m, 17454 m/sec, 6602082 t fired, .

Time elapsed: 274 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 59/1126 10/32 StigmergyCommit-PT-04b-CTLFireability-05 1102342 m, 17771 m/sec, 7194591 t fired, .

Time elapsed: 279 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 64/1126 11/32 StigmergyCommit-PT-04b-CTLFireability-05 1197715 m, 19074 m/sec, 7797163 t fired, .

Time elapsed: 284 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 69/1126 12/32 StigmergyCommit-PT-04b-CTLFireability-05 1291432 m, 18743 m/sec, 8395626 t fired, .

Time elapsed: 289 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 74/1126 13/32 StigmergyCommit-PT-04b-CTLFireability-05 1377878 m, 17289 m/sec, 8983974 t fired, .

Time elapsed: 294 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 79/1126 14/32 StigmergyCommit-PT-04b-CTLFireability-05 1463234 m, 17071 m/sec, 9573314 t fired, .

Time elapsed: 299 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 84/1126 15/32 StigmergyCommit-PT-04b-CTLFireability-05 1561104 m, 19574 m/sec, 10161137 t fired, .

Time elapsed: 304 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 89/1126 15/32 StigmergyCommit-PT-04b-CTLFireability-05 1652483 m, 18275 m/sec, 10753968 t fired, .

Time elapsed: 309 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 94/1126 16/32 StigmergyCommit-PT-04b-CTLFireability-05 1737870 m, 17077 m/sec, 11333600 t fired, .

Time elapsed: 314 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 99/1126 17/32 StigmergyCommit-PT-04b-CTLFireability-05 1827839 m, 17993 m/sec, 11922035 t fired, .

Time elapsed: 319 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 104/1126 18/32 StigmergyCommit-PT-04b-CTLFireability-05 1913923 m, 17216 m/sec, 12510406 t fired, .

Time elapsed: 324 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 109/1126 19/32 StigmergyCommit-PT-04b-CTLFireability-05 2004694 m, 18154 m/sec, 13099987 t fired, .

Time elapsed: 329 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 114/1126 20/32 StigmergyCommit-PT-04b-CTLFireability-05 2096880 m, 18437 m/sec, 13689452 t fired, .

Time elapsed: 334 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 119/1126 20/32 StigmergyCommit-PT-04b-CTLFireability-05 2182388 m, 17101 m/sec, 14285994 t fired, .

Time elapsed: 339 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 124/1126 21/32 StigmergyCommit-PT-04b-CTLFireability-05 2272195 m, 17961 m/sec, 14899635 t fired, .

Time elapsed: 344 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 129/1126 22/32 StigmergyCommit-PT-04b-CTLFireability-05 2358001 m, 17161 m/sec, 15489177 t fired, .

Time elapsed: 349 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 134/1126 23/32 StigmergyCommit-PT-04b-CTLFireability-05 2442806 m, 16961 m/sec, 16071846 t fired, .

Time elapsed: 354 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 139/1126 23/32 StigmergyCommit-PT-04b-CTLFireability-05 2527569 m, 16952 m/sec, 16654136 t fired, .

Time elapsed: 359 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 144/1126 24/32 StigmergyCommit-PT-04b-CTLFireability-05 2612343 m, 16954 m/sec, 17222518 t fired, .

Time elapsed: 364 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 149/1126 25/32 StigmergyCommit-PT-04b-CTLFireability-05 2689006 m, 15332 m/sec, 17803390 t fired, .

Time elapsed: 369 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 154/1126 25/32 StigmergyCommit-PT-04b-CTLFireability-05 2760859 m, 14370 m/sec, 18374964 t fired, .

Time elapsed: 374 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 159/1126 26/32 StigmergyCommit-PT-04b-CTLFireability-05 2836973 m, 15222 m/sec, 18944177 t fired, .

Time elapsed: 379 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 164/1126 27/32 StigmergyCommit-PT-04b-CTLFireability-05 2921642 m, 16933 m/sec, 19529225 t fired, .

Time elapsed: 384 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 169/1126 28/32 StigmergyCommit-PT-04b-CTLFireability-05 3008128 m, 17297 m/sec, 20121805 t fired, .

Time elapsed: 389 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 174/1126 28/32 StigmergyCommit-PT-04b-CTLFireability-05 3095730 m, 17520 m/sec, 20708982 t fired, .

Time elapsed: 394 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 179/1126 29/32 StigmergyCommit-PT-04b-CTLFireability-05 3181226 m, 17099 m/sec, 21281801 t fired, .

Time elapsed: 399 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 185/1126 30/32 StigmergyCommit-PT-04b-CTLFireability-05 3260001 m, 15755 m/sec, 21838248 t fired, .

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 190/1126 31/32 StigmergyCommit-PT-04b-CTLFireability-05 3344999 m, 16999 m/sec, 22407400 t fired, .

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 195/1126 31/32 StigmergyCommit-PT-04b-CTLFireability-05 3429035 m, 16807 m/sec, 22971329 t fired, .

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 200/1126 32/32 StigmergyCommit-PT-04b-CTLFireability-05 3509988 m, 16190 m/sec, 23526781 t fired, .

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 13 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 7 (type EXCL) for 6 StigmergyCommit-PT-04b-CTLFireability-02
lola: time limit : 1587 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/1587 3/32 StigmergyCommit-PT-04b-CTLFireability-02 277165 m, 55433 m/sec, 545240 t fired, .

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/1587 5/32 StigmergyCommit-PT-04b-CTLFireability-02 562619 m, 57090 m/sec, 1116349 t fired, .

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/1587 7/32 StigmergyCommit-PT-04b-CTLFireability-02 803940 m, 48264 m/sec, 1663473 t fired, .

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/1587 9/32 StigmergyCommit-PT-04b-CTLFireability-02 1028748 m, 44961 m/sec, 2214739 t fired, .

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/1587 10/32 StigmergyCommit-PT-04b-CTLFireability-02 1251861 m, 44622 m/sec, 2761897 t fired, .

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/1587 12/32 StigmergyCommit-PT-04b-CTLFireability-02 1461756 m, 41979 m/sec, 3282890 t fired, .

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/1587 15/32 StigmergyCommit-PT-04b-CTLFireability-02 1712466 m, 50142 m/sec, 3805362 t fired, .

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/1587 19/32 StigmergyCommit-PT-04b-CTLFireability-02 1983233 m, 54153 m/sec, 4350359 t fired, .

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/1587 22/32 StigmergyCommit-PT-04b-CTLFireability-02 2268346 m, 57022 m/sec, 4898674 t fired, .

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/1587 24/32 StigmergyCommit-PT-04b-CTLFireability-02 2541989 m, 54728 m/sec, 5454774 t fired, .

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/1587 26/32 StigmergyCommit-PT-04b-CTLFireability-02 2797509 m, 51104 m/sec, 6008245 t fired, .

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/1587 28/32 StigmergyCommit-PT-04b-CTLFireability-02 3056128 m, 51723 m/sec, 6558533 t fired, .

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/1587 31/32 StigmergyCommit-PT-04b-CTLFireability-02 3334886 m, 55751 m/sec, 7133451 t fired, .

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 7 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 1 (type EXCL) for 0 StigmergyCommit-PT-04b-CTLFireability-00
lola: time limit : 3105 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/3105 2/32 StigmergyCommit-PT-04b-CTLFireability-00 153320 m, 30664 m/sec, 570095 t fired, .

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/3105 3/32 StigmergyCommit-PT-04b-CTLFireability-00 293761 m, 28088 m/sec, 1199167 t fired, .

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/3105 4/32 StigmergyCommit-PT-04b-CTLFireability-00 426175 m, 26482 m/sec, 1810608 t fired, .

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/3105 6/32 StigmergyCommit-PT-04b-CTLFireability-00 559894 m, 26743 m/sec, 2418999 t fired, .

Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/3105 7/32 StigmergyCommit-PT-04b-CTLFireability-00 686720 m, 25365 m/sec, 3026291 t fired, .

Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/3105 8/32 StigmergyCommit-PT-04b-CTLFireability-00 810280 m, 24712 m/sec, 3628060 t fired, .

Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/3105 9/32 StigmergyCommit-PT-04b-CTLFireability-00 944002 m, 26744 m/sec, 4235639 t fired, .

Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/3105 10/32 StigmergyCommit-PT-04b-CTLFireability-00 1066346 m, 24468 m/sec, 4830773 t fired, .

Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/3105 11/32 StigmergyCommit-PT-04b-CTLFireability-00 1208397 m, 28410 m/sec, 5440625 t fired, .

Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/3105 13/32 StigmergyCommit-PT-04b-CTLFireability-00 1337374 m, 25795 m/sec, 6038621 t fired, .

Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/3105 14/32 StigmergyCommit-PT-04b-CTLFireability-00 1459599 m, 24445 m/sec, 6629397 t fired, .

Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/3105 15/32 StigmergyCommit-PT-04b-CTLFireability-00 1604935 m, 29067 m/sec, 7219349 t fired, .

Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/3105 16/32 StigmergyCommit-PT-04b-CTLFireability-00 1727149 m, 24442 m/sec, 7810033 t fired, .

Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/3105 17/32 StigmergyCommit-PT-04b-CTLFireability-00 1856200 m, 25810 m/sec, 8403806 t fired, .

Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/3105 19/32 StigmergyCommit-PT-04b-CTLFireability-00 1982261 m, 25212 m/sec, 8993201 t fired, .

Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/3105 20/32 StigmergyCommit-PT-04b-CTLFireability-00 2115708 m, 26689 m/sec, 9587831 t fired, .

Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/3105 21/32 StigmergyCommit-PT-04b-CTLFireability-00 2241290 m, 25116 m/sec, 10200458 t fired, .

Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/3105 22/32 StigmergyCommit-PT-04b-CTLFireability-00 2363031 m, 24348 m/sec, 10797899 t fired, .

Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/3105 23/32 StigmergyCommit-PT-04b-CTLFireability-00 2483422 m, 24078 m/sec, 11383905 t fired, .

Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/3105 24/32 StigmergyCommit-PT-04b-CTLFireability-00 2603588 m, 24033 m/sec, 11955127 t fired, .

Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/3105 25/32 StigmergyCommit-PT-04b-CTLFireability-00 2710286 m, 21339 m/sec, 12552104 t fired, .

Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/3105 26/32 StigmergyCommit-PT-04b-CTLFireability-00 2809378 m, 19818 m/sec, 13133847 t fired, .

Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/3105 27/32 StigmergyCommit-PT-04b-CTLFireability-00 2930546 m, 24233 m/sec, 13727840 t fired, .

Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/3105 28/32 StigmergyCommit-PT-04b-CTLFireability-00 3054481 m, 24787 m/sec, 14331595 t fired, .

Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/3105 29/32 StigmergyCommit-PT-04b-CTLFireability-00 3178169 m, 24737 m/sec, 14906936 t fired, .

Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 130/3105 30/32 StigmergyCommit-PT-04b-CTLFireability-00 3291285 m, 22623 m/sec, 15463730 t fired, .

Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 135/3105 31/32 StigmergyCommit-PT-04b-CTLFireability-00 3411683 m, 24079 m/sec, 16028415 t fired, .

Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 140/3105 32/32 StigmergyCommit-PT-04b-CTLFireability-00 3525592 m, 22781 m/sec, 16582962 t fired, .

Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for StigmergyCommit-PT-04b-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-04b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-04b-CTLFireability-00: CTL unknown AGGR
StigmergyCommit-PT-04b-CTLFireability-01: EG true state space / EG
StigmergyCommit-PT-04b-CTLFireability-02: CTL unknown AGGR
StigmergyCommit-PT-04b-CTLFireability-04: EU true state space /EU
StigmergyCommit-PT-04b-CTLFireability-05: CTL unknown AGGR
StigmergyCommit-PT-04b-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-07: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-08: CTL true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-09: CTL unknown AGGR
StigmergyCommit-PT-04b-CTLFireability-10: DISJ true CTL model checker
StigmergyCommit-PT-04b-CTLFireability-11: EF DL true findpath
StigmergyCommit-PT-04b-CTLFireability-12: CONJ true CONJ
StigmergyCommit-PT-04b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-04b-CTLFireability-15: CTL true CTL model checker


Time elapsed: 640 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-04b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is StigmergyCommit-PT-04b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647400434"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-04b.tgz
mv StigmergyCommit-PT-04b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;