About the Execution of LoLa+red for SmartHome-PT-13
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
699.455 | 76171.00 | 85961.00 | 1042.20 | TTTFTFTFFFFF?TTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647100250.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SmartHome-PT-13, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647100250
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 592K
-rw-r--r-- 1 mcc users 5.6K Feb 26 05:45 CTLCardinality.txt
-rw-r--r-- 1 mcc users 57K Feb 26 05:45 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K Feb 26 05:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 36K Feb 26 05:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 17:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:09 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 17:09 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:09 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 26 05:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 172K Feb 26 05:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 05:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 99K Feb 26 05:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 92K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SmartHome-PT-13-CTLFireability-00
FORMULA_NAME SmartHome-PT-13-CTLFireability-01
FORMULA_NAME SmartHome-PT-13-CTLFireability-02
FORMULA_NAME SmartHome-PT-13-CTLFireability-03
FORMULA_NAME SmartHome-PT-13-CTLFireability-04
FORMULA_NAME SmartHome-PT-13-CTLFireability-05
FORMULA_NAME SmartHome-PT-13-CTLFireability-06
FORMULA_NAME SmartHome-PT-13-CTLFireability-07
FORMULA_NAME SmartHome-PT-13-CTLFireability-08
FORMULA_NAME SmartHome-PT-13-CTLFireability-09
FORMULA_NAME SmartHome-PT-13-CTLFireability-10
FORMULA_NAME SmartHome-PT-13-CTLFireability-11
FORMULA_NAME SmartHome-PT-13-CTLFireability-12
FORMULA_NAME SmartHome-PT-13-CTLFireability-13
FORMULA_NAME SmartHome-PT-13-CTLFireability-14
FORMULA_NAME SmartHome-PT-13-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679207979525
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmartHome-PT-13
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 06:39:43] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 06:39:43] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 06:39:43] [INFO ] Load time of PNML (sax parser for PT used): 148 ms
[2023-03-19 06:39:43] [INFO ] Transformed 385 places.
[2023-03-19 06:39:43] [INFO ] Transformed 407 transitions.
[2023-03-19 06:39:43] [INFO ] Found NUPN structural information;
[2023-03-19 06:39:43] [INFO ] Parsed PT model containing 385 places and 407 transitions and 935 arcs in 318 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 18 ms.
Initial state reduction rules removed 1 formulas.
Deduced a syphon composed of 113 places in 8 ms
Reduce places removed 113 places and 88 transitions.
FORMULA SmartHome-PT-13-CTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmartHome-PT-13-CTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 48 out of 272 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 272/272 places, 319/319 transitions.
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 262 transition count 319
Discarding 58 places :
Symmetric choice reduction at 1 with 58 rule applications. Total rules 68 place count 204 transition count 261
Iterating global reduction 1 with 58 rules applied. Total rules applied 126 place count 204 transition count 261
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 133 place count 204 transition count 254
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 143 place count 194 transition count 244
Iterating global reduction 2 with 10 rules applied. Total rules applied 153 place count 194 transition count 244
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 160 place count 187 transition count 237
Iterating global reduction 2 with 7 rules applied. Total rules applied 167 place count 187 transition count 237
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 170 place count 184 transition count 234
Iterating global reduction 2 with 3 rules applied. Total rules applied 173 place count 184 transition count 234
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 174 place count 183 transition count 233
Iterating global reduction 2 with 1 rules applied. Total rules applied 175 place count 183 transition count 233
Applied a total of 175 rules in 143 ms. Remains 183 /272 variables (removed 89) and now considering 233/319 (removed 86) transitions.
// Phase 1: matrix 233 rows 183 cols
[2023-03-19 06:39:44] [INFO ] Computed 3 place invariants in 17 ms
[2023-03-19 06:39:44] [INFO ] Implicit Places using invariants in 392 ms returned []
[2023-03-19 06:39:44] [INFO ] Invariant cache hit.
[2023-03-19 06:39:44] [INFO ] Implicit Places using invariants and state equation in 330 ms returned []
Implicit Place search using SMT with State Equation took 789 ms to find 0 implicit places.
[2023-03-19 06:39:44] [INFO ] Invariant cache hit.
[2023-03-19 06:39:45] [INFO ] Dead Transitions using invariants and state equation in 361 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 183/272 places, 233/319 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1296 ms. Remains : 183/272 places, 233/319 transitions.
Support contains 48 out of 183 places after structural reductions.
[2023-03-19 06:39:45] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-19 06:39:45] [INFO ] Flatten gal took : 97 ms
FORMULA SmartHome-PT-13-CTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 06:39:45] [INFO ] Flatten gal took : 37 ms
[2023-03-19 06:39:45] [INFO ] Input system was already deterministic with 233 transitions.
Support contains 41 out of 183 places (down from 48) after GAL structural reductions.
FORMULA SmartHome-PT-13-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 59 resets, run finished after 873 ms. (steps per millisecond=11 ) properties (out of 33) seen :27
Incomplete Best-First random walk after 10001 steps, including 8 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 9 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10000 steps, including 9 resets, run finished after 58 ms. (steps per millisecond=172 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 7 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 7 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 9 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-19 06:39:47] [INFO ] Invariant cache hit.
[2023-03-19 06:39:47] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 06:39:47] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 0 ms returned sat
[2023-03-19 06:39:47] [INFO ] After 266ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:3
[2023-03-19 06:39:47] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 06:39:47] [INFO ] [Nat]Absence check using 2 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 06:39:47] [INFO ] After 155ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :3
[2023-03-19 06:39:47] [INFO ] After 261ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :3
Attempting to minimize the solution found.
Minimization took 72 ms.
[2023-03-19 06:39:47] [INFO ] After 443ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :3
Fused 4 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 11 ms.
Support contains 4 out of 183 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 183/183 places, 233/233 transitions.
Graph (trivial) has 183 edges and 183 vertex of which 86 / 183 are part of one of the 6 SCC in 6 ms
Free SCC test removed 80 places
Drop transitions removed 114 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 116 transitions.
Graph (complete) has 157 edges and 103 vertex of which 94 are kept as prefixes of interest. Removing 9 places using SCC suffix rule.2 ms
Discarding 9 places :
Also discarding 4 output transitions
Drop transitions removed 4 transitions
Drop transitions removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Drop transitions removed 40 transitions
Trivial Post-agglo rules discarded 40 transitions
Performed 40 trivial Post agglomeration. Transition count delta: 40
Iterating post reduction 0 with 49 rules applied. Total rules applied 51 place count 94 transition count 64
Reduce places removed 40 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 51 rules applied. Total rules applied 102 place count 54 transition count 53
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 2 with 5 rules applied. Total rules applied 107 place count 49 transition count 53
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 4 Pre rules applied. Total rules applied 107 place count 49 transition count 49
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 115 place count 45 transition count 49
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 119 place count 41 transition count 45
Iterating global reduction 3 with 4 rules applied. Total rules applied 123 place count 41 transition count 45
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 124 place count 41 transition count 44
Performed 20 Post agglomeration using F-continuation condition with reduction of 2 identical transitions.
Deduced a syphon composed of 20 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 4 with 40 rules applied. Total rules applied 164 place count 21 transition count 22
Drop transitions removed 6 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 7 transitions.
Graph (complete) has 34 edges and 21 vertex of which 18 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.0 ms
Discarding 3 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Iterating post reduction 4 with 8 rules applied. Total rules applied 172 place count 18 transition count 14
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 5 with 1 rules applied. Total rules applied 173 place count 17 transition count 13
Reduce places removed 5 places and 0 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 5 with 7 rules applied. Total rules applied 180 place count 12 transition count 11
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 182 place count 10 transition count 11
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 182 place count 10 transition count 10
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 184 place count 9 transition count 10
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 185 place count 8 transition count 9
Applied a total of 185 rules in 46 ms. Remains 8 /183 variables (removed 175) and now considering 9/233 (removed 224) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 46 ms. Remains : 8/183 places, 9/233 transitions.
Finished random walk after 14 steps, including 1 resets, run visited all 3 properties in 2 ms. (steps per millisecond=7 )
Successfully simplified 1 atomic propositions for a total of 12 simplifications.
[2023-03-19 06:39:47] [INFO ] Flatten gal took : 23 ms
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 25 ms
[2023-03-19 06:39:48] [INFO ] Input system was already deterministic with 233 transitions.
Computed a total of 39 stabilizing places and 38 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 183/183 places, 233/233 transitions.
Graph (trivial) has 180 edges and 183 vertex of which 86 / 183 are part of one of the 7 SCC in 1 ms
Free SCC test removed 79 places
Ensure Unique test removed 101 transitions
Reduce isomorphic transitions removed 101 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 36 transitions
Trivial Post-agglo rules discarded 36 transitions
Performed 36 trivial Post agglomeration. Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 37 place count 103 transition count 95
Reduce places removed 36 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 1 with 44 rules applied. Total rules applied 81 place count 67 transition count 87
Reduce places removed 3 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 4 rules applied. Total rules applied 85 place count 64 transition count 86
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 86 place count 63 transition count 86
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 5 Pre rules applied. Total rules applied 86 place count 63 transition count 81
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 4 with 10 rules applied. Total rules applied 96 place count 58 transition count 81
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 101 place count 53 transition count 76
Iterating global reduction 4 with 5 rules applied. Total rules applied 106 place count 53 transition count 76
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 107 place count 53 transition count 75
Performed 20 Post agglomeration using F-continuation condition.Transition count delta: 20
Deduced a syphon composed of 20 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 5 with 40 rules applied. Total rules applied 147 place count 33 transition count 55
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 5 with 4 rules applied. Total rules applied 151 place count 33 transition count 51
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 152 place count 32 transition count 51
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 153 place count 31 transition count 50
Iterating global reduction 7 with 1 rules applied. Total rules applied 154 place count 31 transition count 50
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 7 with 4 rules applied. Total rules applied 158 place count 29 transition count 48
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 7 with 12 rules applied. Total rules applied 170 place count 29 transition count 36
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 172 place count 27 transition count 36
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 1 Pre rules applied. Total rules applied 172 place count 27 transition count 35
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 174 place count 26 transition count 35
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 175 place count 25 transition count 34
Applied a total of 175 rules in 44 ms. Remains 25 /183 variables (removed 158) and now considering 34/233 (removed 199) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 45 ms. Remains : 25/183 places, 34/233 transitions.
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 4 ms
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 4 ms
[2023-03-19 06:39:48] [INFO ] Input system was already deterministic with 34 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 183/183 places, 233/233 transitions.
Graph (trivial) has 186 edges and 183 vertex of which 98 / 183 are part of one of the 7 SCC in 1 ms
Free SCC test removed 91 places
Ensure Unique test removed 118 transitions
Reduce isomorphic transitions removed 118 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 33 place count 91 transition count 82
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 1 with 39 rules applied. Total rules applied 72 place count 59 transition count 75
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 75 place count 56 transition count 75
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 4 Pre rules applied. Total rules applied 75 place count 56 transition count 71
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 83 place count 52 transition count 71
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 89 place count 46 transition count 65
Iterating global reduction 3 with 6 rules applied. Total rules applied 95 place count 46 transition count 65
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 96 place count 46 transition count 64
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Deduced a syphon composed of 18 places in 0 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 4 with 36 rules applied. Total rules applied 132 place count 28 transition count 46
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 133 place count 28 transition count 45
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 134 place count 27 transition count 44
Iterating global reduction 5 with 1 rules applied. Total rules applied 135 place count 27 transition count 44
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 137 place count 26 transition count 43
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 5 with 11 rules applied. Total rules applied 148 place count 26 transition count 32
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 149 place count 25 transition count 32
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 149 place count 25 transition count 31
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 151 place count 24 transition count 31
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 152 place count 23 transition count 30
Reduce places removed 1 places and 0 transitions.
Graph (trivial) has 10 edges and 22 vertex of which 2 / 22 are part of one of the 1 SCC in 0 ms
Free SCC test removed 1 places
Iterating post reduction 6 with 2 rules applied. Total rules applied 154 place count 21 transition count 30
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 156 place count 21 transition count 28
Applied a total of 156 rules in 49 ms. Remains 21 /183 variables (removed 162) and now considering 28/233 (removed 205) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 49 ms. Remains : 21/183 places, 28/233 transitions.
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 3 ms
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 3 ms
[2023-03-19 06:39:48] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 183/183 places, 233/233 transitions.
Graph (trivial) has 185 edges and 183 vertex of which 95 / 183 are part of one of the 7 SCC in 1 ms
Free SCC test removed 88 places
Ensure Unique test removed 114 transitions
Reduce isomorphic transitions removed 114 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 0 with 35 rules applied. Total rules applied 36 place count 94 transition count 83
Reduce places removed 35 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 44 rules applied. Total rules applied 80 place count 59 transition count 74
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 84 place count 55 transition count 74
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 84 place count 55 transition count 71
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 90 place count 52 transition count 71
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 95 place count 47 transition count 66
Iterating global reduction 3 with 5 rules applied. Total rules applied 100 place count 47 transition count 66
Performed 19 Post agglomeration using F-continuation condition.Transition count delta: 19
Deduced a syphon composed of 19 places in 0 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 3 with 38 rules applied. Total rules applied 138 place count 28 transition count 47
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 139 place count 28 transition count 46
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 140 place count 27 transition count 45
Iterating global reduction 4 with 1 rules applied. Total rules applied 141 place count 27 transition count 45
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 143 place count 26 transition count 44
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 4 with 12 rules applied. Total rules applied 155 place count 26 transition count 32
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 156 place count 25 transition count 32
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 156 place count 25 transition count 31
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 158 place count 24 transition count 31
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 5 with 1 rules applied. Total rules applied 159 place count 23 transition count 30
Applied a total of 159 rules in 30 ms. Remains 23 /183 variables (removed 160) and now considering 30/233 (removed 203) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 30 ms. Remains : 23/183 places, 30/233 transitions.
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 3 ms
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 3 ms
[2023-03-19 06:39:48] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 183/183 places, 233/233 transitions.
Graph (trivial) has 183 edges and 183 vertex of which 83 / 183 are part of one of the 7 SCC in 1 ms
Free SCC test removed 76 places
Ensure Unique test removed 98 transitions
Reduce isomorphic transitions removed 98 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 41 transitions
Trivial Post-agglo rules discarded 41 transitions
Performed 41 trivial Post agglomeration. Transition count delta: 41
Iterating post reduction 0 with 41 rules applied. Total rules applied 42 place count 106 transition count 93
Reduce places removed 41 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 51 rules applied. Total rules applied 93 place count 65 transition count 83
Reduce places removed 4 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 5 rules applied. Total rules applied 98 place count 61 transition count 82
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 99 place count 60 transition count 82
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 4 Pre rules applied. Total rules applied 99 place count 60 transition count 78
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 4 with 8 rules applied. Total rules applied 107 place count 56 transition count 78
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 112 place count 51 transition count 73
Iterating global reduction 4 with 5 rules applied. Total rules applied 117 place count 51 transition count 73
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 118 place count 51 transition count 72
Performed 20 Post agglomeration using F-continuation condition.Transition count delta: 20
Deduced a syphon composed of 20 places in 1 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 5 with 40 rules applied. Total rules applied 158 place count 31 transition count 52
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 5 with 4 rules applied. Total rules applied 162 place count 31 transition count 48
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 163 place count 30 transition count 48
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 164 place count 29 transition count 47
Iterating global reduction 7 with 1 rules applied. Total rules applied 165 place count 29 transition count 47
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 7 with 4 rules applied. Total rules applied 169 place count 27 transition count 45
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 7 with 11 rules applied. Total rules applied 180 place count 27 transition count 34
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 181 place count 26 transition count 34
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 183 place count 24 transition count 32
Applied a total of 183 rules in 31 ms. Remains 24 /183 variables (removed 159) and now considering 32/233 (removed 201) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 32 ms. Remains : 24/183 places, 32/233 transitions.
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 3 ms
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 4 ms
[2023-03-19 06:39:48] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 183/183 places, 233/233 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 168 transition count 218
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 168 transition count 218
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 31 place count 168 transition count 217
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 38 place count 161 transition count 210
Iterating global reduction 1 with 7 rules applied. Total rules applied 45 place count 161 transition count 210
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 50 place count 156 transition count 205
Iterating global reduction 1 with 5 rules applied. Total rules applied 55 place count 156 transition count 205
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 56 place count 156 transition count 204
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 58 place count 154 transition count 202
Iterating global reduction 2 with 2 rules applied. Total rules applied 60 place count 154 transition count 202
Applied a total of 60 rules in 27 ms. Remains 154 /183 variables (removed 29) and now considering 202/233 (removed 31) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 154/183 places, 202/233 transitions.
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 19 ms
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 19 ms
[2023-03-19 06:39:48] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 183/183 places, 233/233 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 163 transition count 213
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 163 transition count 213
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 41 place count 163 transition count 212
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 49 place count 155 transition count 204
Iterating global reduction 1 with 8 rules applied. Total rules applied 57 place count 155 transition count 204
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 63 place count 149 transition count 198
Iterating global reduction 1 with 6 rules applied. Total rules applied 69 place count 149 transition count 198
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 71 place count 149 transition count 196
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 73 place count 147 transition count 194
Iterating global reduction 2 with 2 rules applied. Total rules applied 75 place count 147 transition count 194
Applied a total of 75 rules in 25 ms. Remains 147 /183 variables (removed 36) and now considering 194/233 (removed 39) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 25 ms. Remains : 147/183 places, 194/233 transitions.
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 17 ms
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 17 ms
[2023-03-19 06:39:48] [INFO ] Input system was already deterministic with 194 transitions.
Starting structural reductions in LTL mode, iteration 0 : 183/183 places, 233/233 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 162 transition count 212
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 162 transition count 212
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 43 place count 162 transition count 211
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 51 place count 154 transition count 203
Iterating global reduction 1 with 8 rules applied. Total rules applied 59 place count 154 transition count 203
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 65 place count 148 transition count 197
Iterating global reduction 1 with 6 rules applied. Total rules applied 71 place count 148 transition count 197
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 73 place count 148 transition count 195
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 75 place count 146 transition count 193
Iterating global reduction 2 with 2 rules applied. Total rules applied 77 place count 146 transition count 193
Applied a total of 77 rules in 36 ms. Remains 146 /183 variables (removed 37) and now considering 193/233 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 36 ms. Remains : 146/183 places, 193/233 transitions.
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 16 ms
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 17 ms
[2023-03-19 06:39:48] [INFO ] Input system was already deterministic with 193 transitions.
Starting structural reductions in LTL mode, iteration 0 : 183/183 places, 233/233 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 162 transition count 212
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 162 transition count 212
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 43 place count 162 transition count 211
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 51 place count 154 transition count 203
Iterating global reduction 1 with 8 rules applied. Total rules applied 59 place count 154 transition count 203
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 65 place count 148 transition count 197
Iterating global reduction 1 with 6 rules applied. Total rules applied 71 place count 148 transition count 197
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 73 place count 148 transition count 195
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 75 place count 146 transition count 193
Iterating global reduction 2 with 2 rules applied. Total rules applied 77 place count 146 transition count 193
Applied a total of 77 rules in 24 ms. Remains 146 /183 variables (removed 37) and now considering 193/233 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 146/183 places, 193/233 transitions.
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 16 ms
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 16 ms
[2023-03-19 06:39:48] [INFO ] Input system was already deterministic with 193 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 183/183 places, 233/233 transitions.
Graph (trivial) has 176 edges and 183 vertex of which 76 / 183 are part of one of the 6 SCC in 1 ms
Free SCC test removed 70 places
Ensure Unique test removed 90 transitions
Reduce isomorphic transitions removed 90 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 42 transitions
Trivial Post-agglo rules discarded 42 transitions
Performed 42 trivial Post agglomeration. Transition count delta: 42
Iterating post reduction 0 with 42 rules applied. Total rules applied 43 place count 112 transition count 100
Reduce places removed 42 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 53 rules applied. Total rules applied 96 place count 70 transition count 89
Reduce places removed 5 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 6 rules applied. Total rules applied 102 place count 65 transition count 88
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 103 place count 64 transition count 88
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 4 Pre rules applied. Total rules applied 103 place count 64 transition count 84
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 4 with 8 rules applied. Total rules applied 111 place count 60 transition count 84
Discarding 8 places :
Symmetric choice reduction at 4 with 8 rule applications. Total rules 119 place count 52 transition count 76
Iterating global reduction 4 with 8 rules applied. Total rules applied 127 place count 52 transition count 76
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 128 place count 52 transition count 75
Performed 20 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 20 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 5 with 40 rules applied. Total rules applied 168 place count 32 transition count 54
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 5 with 4 rules applied. Total rules applied 172 place count 32 transition count 50
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 174 place count 31 transition count 49
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 175 place count 30 transition count 48
Iterating global reduction 7 with 1 rules applied. Total rules applied 176 place count 30 transition count 48
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 7 with 4 rules applied. Total rules applied 180 place count 28 transition count 46
Drop transitions removed 6 transitions
Redundant transition composition rules discarded 6 transitions
Iterating global reduction 7 with 6 rules applied. Total rules applied 186 place count 28 transition count 40
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 187 place count 27 transition count 40
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 1 Pre rules applied. Total rules applied 187 place count 27 transition count 39
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 189 place count 26 transition count 39
Applied a total of 189 rules in 18 ms. Remains 26 /183 variables (removed 157) and now considering 39/233 (removed 194) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 18 ms. Remains : 26/183 places, 39/233 transitions.
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 2 ms
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 2 ms
[2023-03-19 06:39:48] [INFO ] Input system was already deterministic with 39 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 183/183 places, 233/233 transitions.
Graph (trivial) has 184 edges and 183 vertex of which 97 / 183 are part of one of the 7 SCC in 1 ms
Free SCC test removed 90 places
Ensure Unique test removed 116 transitions
Reduce isomorphic transitions removed 116 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 33 transitions
Trivial Post-agglo rules discarded 33 transitions
Performed 33 trivial Post agglomeration. Transition count delta: 33
Iterating post reduction 0 with 33 rules applied. Total rules applied 34 place count 92 transition count 83
Reduce places removed 33 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 42 rules applied. Total rules applied 76 place count 59 transition count 74
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 80 place count 55 transition count 74
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 80 place count 55 transition count 71
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 86 place count 52 transition count 71
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 91 place count 47 transition count 66
Iterating global reduction 3 with 5 rules applied. Total rules applied 96 place count 47 transition count 66
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 97 place count 47 transition count 65
Performed 19 Post agglomeration using F-continuation condition.Transition count delta: 19
Deduced a syphon composed of 19 places in 0 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 4 with 38 rules applied. Total rules applied 135 place count 28 transition count 46
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 136 place count 28 transition count 45
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 137 place count 27 transition count 44
Iterating global reduction 5 with 1 rules applied. Total rules applied 138 place count 27 transition count 44
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 140 place count 26 transition count 43
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 5 with 12 rules applied. Total rules applied 152 place count 26 transition count 31
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 154 place count 24 transition count 31
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 154 place count 24 transition count 30
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 156 place count 23 transition count 30
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 157 place count 22 transition count 29
Applied a total of 157 rules in 13 ms. Remains 22 /183 variables (removed 161) and now considering 29/233 (removed 204) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 22/183 places, 29/233 transitions.
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 2 ms
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 2 ms
[2023-03-19 06:39:48] [INFO ] Input system was already deterministic with 29 transitions.
Starting structural reductions in LTL mode, iteration 0 : 183/183 places, 233/233 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 162 transition count 212
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 162 transition count 212
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 43 place count 162 transition count 211
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 51 place count 154 transition count 203
Iterating global reduction 1 with 8 rules applied. Total rules applied 59 place count 154 transition count 203
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 65 place count 148 transition count 197
Iterating global reduction 1 with 6 rules applied. Total rules applied 71 place count 148 transition count 197
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 73 place count 148 transition count 195
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 75 place count 146 transition count 193
Iterating global reduction 2 with 2 rules applied. Total rules applied 77 place count 146 transition count 193
Applied a total of 77 rules in 15 ms. Remains 146 /183 variables (removed 37) and now considering 193/233 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 146/183 places, 193/233 transitions.
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 19 ms
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 10 ms
[2023-03-19 06:39:48] [INFO ] Input system was already deterministic with 193 transitions.
Starting structural reductions in LTL mode, iteration 0 : 183/183 places, 233/233 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 164 transition count 214
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 164 transition count 214
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 39 place count 164 transition count 213
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 46 place count 157 transition count 206
Iterating global reduction 1 with 7 rules applied. Total rules applied 53 place count 157 transition count 206
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 57 place count 153 transition count 202
Iterating global reduction 1 with 4 rules applied. Total rules applied 61 place count 153 transition count 202
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 62 place count 153 transition count 201
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 63 place count 152 transition count 200
Iterating global reduction 2 with 1 rules applied. Total rules applied 64 place count 152 transition count 200
Applied a total of 64 rules in 20 ms. Remains 152 /183 variables (removed 31) and now considering 200/233 (removed 33) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 152/183 places, 200/233 transitions.
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 12 ms
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 12 ms
[2023-03-19 06:39:48] [INFO ] Input system was already deterministic with 200 transitions.
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 14 ms
[2023-03-19 06:39:48] [INFO ] Flatten gal took : 13 ms
[2023-03-19 06:39:49] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-19 06:39:49] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 183 places, 233 transitions and 519 arcs took 2 ms.
Total runtime 5451 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SmartHome-PT-13
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability
FORMULA SmartHome-PT-13-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-13-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-13-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-13-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-13-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-13-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-13-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-13-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-13-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-13-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmartHome-PT-13-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679208055696
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:207
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 1 (type EXCL) for 0 SmartHome-PT-13-CTLFireability-00
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for SmartHome-PT-13-CTLFireability-00
lola: result : true
lola: markings : 26
lola: fired transitions : 154
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:737
lola: rewrite Frontend/Parser/formula_rewrite.k:693
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 62 (type EXCL) for 18 SmartHome-PT-13-CTLFireability-07
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 57 (type FNDP) for 9 SmartHome-PT-13-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 9 SmartHome-PT-13-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 63 (type SRCH) for 9 SmartHome-PT-13-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 62 (type EXCL) for SmartHome-PT-13-CTLFireability-07
lola: result : true
lola: markings : 15
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 33 SmartHome-PT-13-CTLFireability-13
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: FINISHED task # 50 (type EXCL) for SmartHome-PT-13-CTLFireability-13
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 57 (type FNDP) for SmartHome-PT-13-CTLFireability-03
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 63 (type SRCH) for SmartHome-PT-13-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 58 (type EQUN) for SmartHome-PT-13-CTLFireability-03 (obsolete)
lola: LAUNCH task # 31 (type EXCL) for 30 SmartHome-PT-13-CTLFireability-12
lola: time limit : 400 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
sara: try reading problem file /home/mcc/execution/373/CTLFireability-58.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 58 (type EQUN) for SmartHome-PT-13-CTLFireability-03
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-13-CTLFireability-00: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-03: AG false findpath
SmartHome-PT-13-CTLFireability-07: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-13-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-09: AR 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-13-CTLFireability-13: DISJ 0 1 0 0 7 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/400 4/32 SmartHome-PT-13-CTLFireability-12 669693 m, 133938 m/sec, 2367030 t fired, .
Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-13-CTLFireability-00: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-03: AG false findpath
SmartHome-PT-13-CTLFireability-07: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-13-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-09: AR 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-13-CTLFireability-13: DISJ 0 1 0 0 7 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/400 7/32 SmartHome-PT-13-CTLFireability-12 1438624 m, 153786 m/sec, 4726484 t fired, .
Time elapsed: 10 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-13-CTLFireability-00: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-03: AG false findpath
SmartHome-PT-13-CTLFireability-07: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-13-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-09: AR 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-13-CTLFireability-13: DISJ 0 1 0 0 7 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/400 11/32 SmartHome-PT-13-CTLFireability-12 2162984 m, 144872 m/sec, 6945951 t fired, .
Time elapsed: 15 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-13-CTLFireability-00: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-03: AG false findpath
SmartHome-PT-13-CTLFireability-07: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-13-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-09: AR 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-13-CTLFireability-13: DISJ 0 1 0 0 7 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/400 14/32 SmartHome-PT-13-CTLFireability-12 2886619 m, 144727 m/sec, 9137071 t fired, .
Time elapsed: 20 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-13-CTLFireability-00: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-03: AG false findpath
SmartHome-PT-13-CTLFireability-07: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-13-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-09: AR 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-13-CTLFireability-13: DISJ 0 1 0 0 7 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/400 16/32 SmartHome-PT-13-CTLFireability-12 3399429 m, 102562 m/sec, 11142265 t fired, .
Time elapsed: 25 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-13-CTLFireability-00: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-03: AG false findpath
SmartHome-PT-13-CTLFireability-07: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-13-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-09: AR 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-13-CTLFireability-13: DISJ 0 1 0 0 7 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/400 18/32 SmartHome-PT-13-CTLFireability-12 3805772 m, 81268 m/sec, 13345484 t fired, .
Time elapsed: 30 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-13-CTLFireability-00: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-03: AG false findpath
SmartHome-PT-13-CTLFireability-07: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-13-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-09: AR 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-13-CTLFireability-13: DISJ 0 1 0 0 7 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 35/400 20/32 SmartHome-PT-13-CTLFireability-12 4328827 m, 104611 m/sec, 15595384 t fired, .
Time elapsed: 35 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-13-CTLFireability-00: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-03: AG false findpath
SmartHome-PT-13-CTLFireability-07: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-13-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-09: AR 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-13-CTLFireability-13: DISJ 0 1 0 0 7 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 40/400 22/32 SmartHome-PT-13-CTLFireability-12 4850521 m, 104338 m/sec, 17907062 t fired, .
Time elapsed: 40 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-13-CTLFireability-00: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-03: AG false findpath
SmartHome-PT-13-CTLFireability-07: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-13-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-09: AR 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-13-CTLFireability-13: DISJ 0 1 0 0 7 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 45/400 25/32 SmartHome-PT-13-CTLFireability-12 5351545 m, 100204 m/sec, 20172185 t fired, .
Time elapsed: 45 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-13-CTLFireability-00: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-03: AG false findpath
SmartHome-PT-13-CTLFireability-07: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-13-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-09: AR 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-13-CTLFireability-13: DISJ 0 1 0 0 7 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 50/400 26/32 SmartHome-PT-13-CTLFireability-12 5709624 m, 71615 m/sec, 22459618 t fired, .
Time elapsed: 50 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-13-CTLFireability-00: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-03: AG false findpath
SmartHome-PT-13-CTLFireability-07: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-13-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-09: AR 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-13-CTLFireability-13: DISJ 0 1 0 0 7 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 55/400 29/32 SmartHome-PT-13-CTLFireability-12 6347925 m, 127660 m/sec, 24629150 t fired, .
Time elapsed: 55 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-13-CTLFireability-00: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-03: AG false findpath
SmartHome-PT-13-CTLFireability-07: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-13-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-09: AR 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-13-CTLFireability-13: DISJ 0 1 0 0 7 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 60/400 32/32 SmartHome-PT-13-CTLFireability-12 6942459 m, 118906 m/sec, 26714700 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 31 (type EXCL) for SmartHome-PT-13-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-13-CTLFireability-00: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-03: AG false findpath
SmartHome-PT-13-CTLFireability-07: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-13-CTLFireability-01: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-09: AR 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
SmartHome-PT-13-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-13-CTLFireability-13: DISJ 0 1 0 0 7 0 0 4
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 22 (type EXCL) for 21 SmartHome-PT-13-CTLFireability-08
lola: time limit : 441 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for SmartHome-PT-13-CTLFireability-08
lola: result : false
lola: markings : 735
lola: fired transitions : 1732
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 SmartHome-PT-13-CTLFireability-06
lola: time limit : 505 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for SmartHome-PT-13-CTLFireability-06
lola: result : true
lola: markings : 735
lola: fired transitions : 1035
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 SmartHome-PT-13-CTLFireability-04
lola: time limit : 589 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for SmartHome-PT-13-CTLFireability-04
lola: result : true
lola: markings : 140
lola: fired transitions : 163
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 3 SmartHome-PT-13-CTLFireability-01
lola: time limit : 707 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for SmartHome-PT-13-CTLFireability-01
lola: result : false
lola: markings : 18
lola: fired transitions : 80
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 SmartHome-PT-13-CTLFireability-11
lola: time limit : 883 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for SmartHome-PT-13-CTLFireability-11
lola: result : false
lola: markings : 11
lola: fired transitions : 63
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 33 SmartHome-PT-13-CTLFireability-13
lola: time limit : 1178 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for SmartHome-PT-13-CTLFireability-13
lola: result : true
lola: markings : 6
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 24 SmartHome-PT-13-CTLFireability-09
lola: time limit : 1767 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for SmartHome-PT-13-CTLFireability-09
lola: result : true
lola: markings : 9228
lola: fired transitions : 81579
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 SmartHome-PT-13-CTLFireability-02
lola: time limit : 3535 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for SmartHome-PT-13-CTLFireability-02
lola: result : true
lola: markings : 126
lola: fired transitions : 579
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 12
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-13-CTLFireability-00: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-01: EFAG true tscc_search
SmartHome-PT-13-CTLFireability-02: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-03: AG false findpath
SmartHome-PT-13-CTLFireability-04: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-06: CTL true CTL model checker
SmartHome-PT-13-CTLFireability-07: AXAG false state space /EXEF
SmartHome-PT-13-CTLFireability-08: CTL false CTL model checker
SmartHome-PT-13-CTLFireability-09: AR false state space /EU
SmartHome-PT-13-CTLFireability-11: AGEF false tscc_search
SmartHome-PT-13-CTLFireability-12: CTL unknown AGGR
SmartHome-PT-13-CTLFireability-13: DISJ true state space /EFEG
Time elapsed: 65 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmartHome-PT-13"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SmartHome-PT-13, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647100250"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SmartHome-PT-13.tgz
mv SmartHome-PT-13 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;