Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647100234.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SmartHome-PT-11, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647100234
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 568K
-rw-r--r-- 1 mcc users 6.3K Feb 26 05:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K Feb 26 05:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 05:41 CTLFireability.txt
-rw-r--r-- 1 mcc users 66K Feb 26 05:41 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 17:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:09 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:09 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:09 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 05:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 133K Feb 26 05:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 05:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Feb 26 05:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 71K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmartHome-PT-11-CTLFireability-00
FORMULA_NAME SmartHome-PT-11-CTLFireability-01
FORMULA_NAME SmartHome-PT-11-CTLFireability-02
FORMULA_NAME SmartHome-PT-11-CTLFireability-03
FORMULA_NAME SmartHome-PT-11-CTLFireability-04
FORMULA_NAME SmartHome-PT-11-CTLFireability-05
FORMULA_NAME SmartHome-PT-11-CTLFireability-06
FORMULA_NAME SmartHome-PT-11-CTLFireability-07
FORMULA_NAME SmartHome-PT-11-CTLFireability-08
FORMULA_NAME SmartHome-PT-11-CTLFireability-09
FORMULA_NAME SmartHome-PT-11-CTLFireability-10
FORMULA_NAME SmartHome-PT-11-CTLFireability-11
FORMULA_NAME SmartHome-PT-11-CTLFireability-12
FORMULA_NAME SmartHome-PT-11-CTLFireability-13
FORMULA_NAME SmartHome-PT-11-CTLFireability-14
FORMULA_NAME SmartHome-PT-11-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679204018274

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmartHome-PT-11
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 05:33:41] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 05:33:41] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 05:33:42] [INFO ] Load time of PNML (sax parser for PT used): 111 ms
[2023-03-19 05:33:42] [INFO ] Transformed 290 places.
[2023-03-19 05:33:42] [INFO ] Transformed 315 transitions.
[2023-03-19 05:33:42] [INFO ] Found NUPN structural information;
[2023-03-19 05:33:42] [INFO ] Parsed PT model containing 290 places and 315 transitions and 722 arcs in 248 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 16 ms.
Initial state reduction rules removed 1 formulas.
Deduced a syphon composed of 66 places in 5 ms
Reduce places removed 66 places and 55 transitions.
FORMULA SmartHome-PT-11-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmartHome-PT-11-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 72 out of 224 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 224/224 places, 260/260 transitions.
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 9 place count 215 transition count 260
Discarding 38 places :
Symmetric choice reduction at 1 with 38 rule applications. Total rules 47 place count 177 transition count 222
Iterating global reduction 1 with 38 rules applied. Total rules applied 85 place count 177 transition count 222
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 89 place count 177 transition count 218
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 94 place count 172 transition count 213
Iterating global reduction 2 with 5 rules applied. Total rules applied 99 place count 172 transition count 213
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 101 place count 170 transition count 211
Iterating global reduction 2 with 2 rules applied. Total rules applied 103 place count 170 transition count 211
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 104 place count 169 transition count 210
Iterating global reduction 2 with 1 rules applied. Total rules applied 105 place count 169 transition count 210
Applied a total of 105 rules in 78 ms. Remains 169 /224 variables (removed 55) and now considering 210/260 (removed 50) transitions.
// Phase 1: matrix 210 rows 169 cols
[2023-03-19 05:33:42] [INFO ] Computed 3 place invariants in 13 ms
[2023-03-19 05:33:42] [INFO ] Implicit Places using invariants in 261 ms returned []
[2023-03-19 05:33:42] [INFO ] Invariant cache hit.
[2023-03-19 05:33:42] [INFO ] Implicit Places using invariants and state equation in 244 ms returned []
Implicit Place search using SMT with State Equation took 548 ms to find 0 implicit places.
[2023-03-19 05:33:42] [INFO ] Invariant cache hit.
[2023-03-19 05:33:43] [INFO ] Dead Transitions using invariants and state equation in 283 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 169/224 places, 210/260 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 913 ms. Remains : 169/224 places, 210/260 transitions.
Support contains 72 out of 169 places after structural reductions.
[2023-03-19 05:33:43] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 71 ms
FORMULA SmartHome-PT-11-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 05:33:43] [INFO ] Flatten gal took : 26 ms
[2023-03-19 05:33:43] [INFO ] Input system was already deterministic with 210 transitions.
Support contains 66 out of 169 places (down from 72) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 64 resets, run finished after 819 ms. (steps per millisecond=12 ) properties (out of 59) seen :50
Incomplete Best-First random walk after 10001 steps, including 9 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10000 steps, including 10 resets, run finished after 78 ms. (steps per millisecond=128 ) properties (out of 8) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 80 ms. (steps per millisecond=125 ) properties (out of 7) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 96 ms. (steps per millisecond=104 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 7 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 7 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10001 steps, including 12 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 14 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 9 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-19 05:33:44] [INFO ] Invariant cache hit.
[2023-03-19 05:33:44] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 05:33:44] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 05:33:45] [INFO ] After 180ms SMT Verify possible using state equation in real domain returned unsat :1 sat :2
[2023-03-19 05:33:45] [INFO ] After 294ms SMT Verify possible using trap constraints in real domain returned unsat :1 sat :2
Attempting to minimize the solution found.
Minimization took 55 ms.
[2023-03-19 05:33:45] [INFO ] After 497ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :1 real:1
[2023-03-19 05:33:45] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 05:33:45] [INFO ] [Nat]Absence check using 2 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 05:33:45] [INFO ] After 168ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :2
[2023-03-19 05:33:45] [INFO ] After 218ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :2
Attempting to minimize the solution found.
Minimization took 47 ms.
[2023-03-19 05:33:45] [INFO ] After 411ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :2
Fused 3 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 6 ms.
Support contains 3 out of 169 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 169/169 places, 210/210 transitions.
Graph (trivial) has 165 edges and 169 vertex of which 79 / 169 are part of one of the 6 SCC in 14 ms
Free SCC test removed 73 places
Drop transitions removed 105 transitions
Reduce isomorphic transitions removed 105 transitions.
Graph (complete) has 147 edges and 96 vertex of which 94 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.2 ms
Discarding 2 places :
Also discarding 0 output transitions
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 36 transitions
Trivial Post-agglo rules discarded 36 transitions
Performed 36 trivial Post agglomeration. Transition count delta: 36
Iterating post reduction 0 with 38 rules applied. Total rules applied 40 place count 94 transition count 67
Reduce places removed 36 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 45 rules applied. Total rules applied 85 place count 58 transition count 58
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 89 place count 54 transition count 58
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 89 place count 54 transition count 56
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 93 place count 52 transition count 56
Discarding 10 places :
Symmetric choice reduction at 3 with 10 rule applications. Total rules 103 place count 42 transition count 46
Iterating global reduction 3 with 10 rules applied. Total rules applied 113 place count 42 transition count 46
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 115 place count 42 transition count 44
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 2 Pre rules applied. Total rules applied 115 place count 42 transition count 42
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 4 with 4 rules applied. Total rules applied 119 place count 40 transition count 42
Graph (complete) has 73 edges and 40 vertex of which 38 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.0 ms
Discarding 2 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Iterating post reduction 4 with 1 rules applied. Total rules applied 120 place count 38 transition count 41
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 5 with 5 rules applied. Total rules applied 125 place count 38 transition count 36
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 125 place count 38 transition count 35
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 127 place count 37 transition count 35
Performed 16 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 6 with 32 rules applied. Total rules applied 159 place count 21 transition count 18
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Graph (complete) has 34 edges and 21 vertex of which 19 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.0 ms
Discarding 2 places :
Also discarding 0 output transitions
Iterating post reduction 6 with 6 rules applied. Total rules applied 165 place count 19 transition count 13
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 166 place count 19 transition count 12
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 167 place count 18 transition count 11
Reduce places removed 5 places and 0 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 8 with 7 rules applied. Total rules applied 174 place count 13 transition count 9
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 176 place count 11 transition count 9
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 2 Pre rules applied. Total rules applied 176 place count 11 transition count 7
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 10 with 4 rules applied. Total rules applied 180 place count 9 transition count 7
Discarding 1 places :
Symmetric choice reduction at 10 with 1 rule applications. Total rules 181 place count 8 transition count 6
Iterating global reduction 10 with 1 rules applied. Total rules applied 182 place count 8 transition count 6
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 10 with 1 rules applied. Total rules applied 183 place count 7 transition count 5
Applied a total of 183 rules in 96 ms. Remains 7 /169 variables (removed 162) and now considering 5/210 (removed 205) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 103 ms. Remains : 7/169 places, 5/210 transitions.
Finished random walk after 3 steps, including 0 resets, run visited all 2 properties in 2 ms. (steps per millisecond=1 )
Successfully simplified 1 atomic propositions for a total of 13 simplifications.
[2023-03-19 05:33:45] [INFO ] Flatten gal took : 35 ms
[2023-03-19 05:33:45] [INFO ] Flatten gal took : 24 ms
[2023-03-19 05:33:46] [INFO ] Input system was already deterministic with 210 transitions.
Computed a total of 44 stabilizing places and 43 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 169/169 places, 210/210 transitions.
Graph (trivial) has 165 edges and 169 vertex of which 79 / 169 are part of one of the 6 SCC in 1 ms
Free SCC test removed 73 places
Ensure Unique test removed 93 transitions
Reduce isomorphic transitions removed 93 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 0 with 35 rules applied. Total rules applied 36 place count 95 transition count 81
Reduce places removed 35 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 1 with 42 rules applied. Total rules applied 78 place count 60 transition count 74
Reduce places removed 3 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 5 rules applied. Total rules applied 83 place count 57 transition count 72
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 86 place count 55 transition count 71
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 4 Pre rules applied. Total rules applied 86 place count 55 transition count 67
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 4 with 8 rules applied. Total rules applied 94 place count 51 transition count 67
Discarding 8 places :
Symmetric choice reduction at 4 with 8 rule applications. Total rules 102 place count 43 transition count 59
Iterating global reduction 4 with 8 rules applied. Total rules applied 110 place count 43 transition count 59
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 112 place count 43 transition count 57
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 5 with 34 rules applied. Total rules applied 146 place count 26 transition count 40
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 147 place count 26 transition count 39
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 148 place count 25 transition count 38
Iterating global reduction 6 with 1 rules applied. Total rules applied 149 place count 25 transition count 38
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 151 place count 24 transition count 37
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 6 with 9 rules applied. Total rules applied 160 place count 24 transition count 28
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 161 place count 23 transition count 28
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 161 place count 23 transition count 27
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 163 place count 22 transition count 27
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 164 place count 21 transition count 26
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 165 place count 20 transition count 26
Applied a total of 165 rules in 67 ms. Remains 20 /169 variables (removed 149) and now considering 26/210 (removed 184) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 69 ms. Remains : 20/169 places, 26/210 transitions.
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:33:46] [INFO ] Input system was already deterministic with 26 transitions.
Starting structural reductions in LTL mode, iteration 0 : 169/169 places, 210/210 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 142 transition count 183
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 142 transition count 183
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 56 place count 142 transition count 181
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 67 place count 131 transition count 170
Iterating global reduction 1 with 11 rules applied. Total rules applied 78 place count 131 transition count 170
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 87 place count 122 transition count 161
Iterating global reduction 1 with 9 rules applied. Total rules applied 96 place count 122 transition count 161
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 97 place count 122 transition count 160
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 98 place count 121 transition count 159
Iterating global reduction 2 with 1 rules applied. Total rules applied 99 place count 121 transition count 159
Applied a total of 99 rules in 33 ms. Remains 121 /169 variables (removed 48) and now considering 159/210 (removed 51) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 33 ms. Remains : 121/169 places, 159/210 transitions.
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 15 ms
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 24 ms
[2023-03-19 05:33:46] [INFO ] Input system was already deterministic with 159 transitions.
Starting structural reductions in LTL mode, iteration 0 : 169/169 places, 210/210 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 148 transition count 189
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 148 transition count 189
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 44 place count 148 transition count 187
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 52 place count 140 transition count 179
Iterating global reduction 1 with 8 rules applied. Total rules applied 60 place count 140 transition count 179
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 67 place count 133 transition count 172
Iterating global reduction 1 with 7 rules applied. Total rules applied 74 place count 133 transition count 172
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 75 place count 132 transition count 171
Iterating global reduction 1 with 1 rules applied. Total rules applied 76 place count 132 transition count 171
Applied a total of 76 rules in 26 ms. Remains 132 /169 variables (removed 37) and now considering 171/210 (removed 39) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26 ms. Remains : 132/169 places, 171/210 transitions.
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 16 ms
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 18 ms
[2023-03-19 05:33:46] [INFO ] Input system was already deterministic with 171 transitions.
Starting structural reductions in LTL mode, iteration 0 : 169/169 places, 210/210 transitions.
Discarding 25 places :
Symmetric choice reduction at 0 with 25 rule applications. Total rules 25 place count 144 transition count 185
Iterating global reduction 0 with 25 rules applied. Total rules applied 50 place count 144 transition count 185
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 52 place count 144 transition count 183
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 62 place count 134 transition count 173
Iterating global reduction 1 with 10 rules applied. Total rules applied 72 place count 134 transition count 173
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 81 place count 125 transition count 164
Iterating global reduction 1 with 9 rules applied. Total rules applied 90 place count 125 transition count 164
Applied a total of 90 rules in 21 ms. Remains 125 /169 variables (removed 44) and now considering 164/210 (removed 46) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 125/169 places, 164/210 transitions.
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 16 ms
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 16 ms
[2023-03-19 05:33:46] [INFO ] Input system was already deterministic with 164 transitions.
Starting structural reductions in LTL mode, iteration 0 : 169/169 places, 210/210 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 151 transition count 192
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 151 transition count 192
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 37 place count 151 transition count 191
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 45 place count 143 transition count 183
Iterating global reduction 1 with 8 rules applied. Total rules applied 53 place count 143 transition count 183
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 57 place count 139 transition count 179
Iterating global reduction 1 with 4 rules applied. Total rules applied 61 place count 139 transition count 179
Applied a total of 61 rules in 20 ms. Remains 139 /169 variables (removed 30) and now considering 179/210 (removed 31) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 139/169 places, 179/210 transitions.
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 11 ms
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 10 ms
[2023-03-19 05:33:46] [INFO ] Input system was already deterministic with 179 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 169/169 places, 210/210 transitions.
Graph (trivial) has 165 edges and 169 vertex of which 71 / 169 are part of one of the 6 SCC in 0 ms
Free SCC test removed 65 places
Ensure Unique test removed 83 transitions
Reduce isomorphic transitions removed 83 transitions.
Drop transitions removed 42 transitions
Trivial Post-agglo rules discarded 42 transitions
Performed 42 trivial Post agglomeration. Transition count delta: 42
Iterating post reduction 0 with 42 rules applied. Total rules applied 43 place count 104 transition count 85
Reduce places removed 42 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 51 rules applied. Total rules applied 94 place count 62 transition count 76
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 98 place count 58 transition count 76
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 98 place count 58 transition count 73
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 104 place count 55 transition count 73
Discarding 10 places :
Symmetric choice reduction at 3 with 10 rule applications. Total rules 114 place count 45 transition count 63
Iterating global reduction 3 with 10 rules applied. Total rules applied 124 place count 45 transition count 63
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 4 rules applied. Total rules applied 128 place count 45 transition count 59
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 129 place count 44 transition count 59
Performed 19 Post agglomeration using F-continuation condition.Transition count delta: 19
Deduced a syphon composed of 19 places in 0 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 5 with 38 rules applied. Total rules applied 167 place count 25 transition count 40
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 168 place count 25 transition count 39
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 169 place count 24 transition count 38
Iterating global reduction 6 with 1 rules applied. Total rules applied 170 place count 24 transition count 38
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 172 place count 23 transition count 37
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 6 with 10 rules applied. Total rules applied 182 place count 23 transition count 27
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 184 place count 21 transition count 27
Applied a total of 184 rules in 31 ms. Remains 21 /169 variables (removed 148) and now considering 27/210 (removed 183) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 21/169 places, 27/210 transitions.
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:33:46] [INFO ] Input system was already deterministic with 27 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 169/169 places, 210/210 transitions.
Graph (trivial) has 138 edges and 169 vertex of which 36 / 169 are part of one of the 4 SCC in 0 ms
Free SCC test removed 32 places
Ensure Unique test removed 41 transitions
Reduce isomorphic transitions removed 41 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 46 transitions
Trivial Post-agglo rules discarded 46 transitions
Performed 46 trivial Post agglomeration. Transition count delta: 46
Iterating post reduction 0 with 46 rules applied. Total rules applied 47 place count 136 transition count 122
Reduce places removed 46 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 54 rules applied. Total rules applied 101 place count 90 transition count 114
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 6 rules applied. Total rules applied 107 place count 86 transition count 112
Reduce places removed 1 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 3 with 5 rules applied. Total rules applied 112 place count 85 transition count 108
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 4 with 4 rules applied. Total rules applied 116 place count 81 transition count 108
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 8 Pre rules applied. Total rules applied 116 place count 81 transition count 100
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 132 place count 73 transition count 100
Discarding 10 places :
Symmetric choice reduction at 5 with 10 rule applications. Total rules 142 place count 63 transition count 90
Iterating global reduction 5 with 10 rules applied. Total rules applied 152 place count 63 transition count 90
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 156 place count 63 transition count 86
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 158 place count 61 transition count 84
Iterating global reduction 6 with 2 rules applied. Total rules applied 160 place count 61 transition count 84
Performed 15 Post agglomeration using F-continuation condition.Transition count delta: 15
Deduced a syphon composed of 15 places in 1 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 6 with 30 rules applied. Total rules applied 190 place count 46 transition count 69
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 6 with 3 rules applied. Total rules applied 193 place count 46 transition count 66
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 195 place count 45 transition count 65
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 197 place count 44 transition count 64
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 8 with 4 rules applied. Total rules applied 201 place count 44 transition count 60
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 8 with 1 rules applied. Total rules applied 202 place count 44 transition count 59
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 9 with 1 rules applied. Total rules applied 203 place count 43 transition count 59
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 10 with 1 rules applied. Total rules applied 204 place count 43 transition count 58
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 10 with 1 rules applied. Total rules applied 205 place count 42 transition count 57
Reduce places removed 1 places and 0 transitions.
Graph (trivial) has 11 edges and 41 vertex of which 2 / 41 are part of one of the 1 SCC in 0 ms
Free SCC test removed 1 places
Iterating post reduction 10 with 2 rules applied. Total rules applied 207 place count 40 transition count 57
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 11 with 2 rules applied. Total rules applied 209 place count 40 transition count 55
Applied a total of 209 rules in 49 ms. Remains 40 /169 variables (removed 129) and now considering 55/210 (removed 155) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 49 ms. Remains : 40/169 places, 55/210 transitions.
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:33:46] [INFO ] Input system was already deterministic with 55 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 169/169 places, 210/210 transitions.
Graph (trivial) has 162 edges and 169 vertex of which 64 / 169 are part of one of the 5 SCC in 0 ms
Free SCC test removed 59 places
Ensure Unique test removed 75 transitions
Reduce isomorphic transitions removed 75 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 45 transitions
Trivial Post-agglo rules discarded 45 transitions
Performed 45 trivial Post agglomeration. Transition count delta: 45
Iterating post reduction 0 with 45 rules applied. Total rules applied 46 place count 109 transition count 89
Reduce places removed 45 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 1 with 57 rules applied. Total rules applied 103 place count 64 transition count 77
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 109 place count 58 transition count 77
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 109 place count 58 transition count 74
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 115 place count 55 transition count 74
Discarding 10 places :
Symmetric choice reduction at 3 with 10 rule applications. Total rules 125 place count 45 transition count 64
Iterating global reduction 3 with 10 rules applied. Total rules applied 135 place count 45 transition count 64
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 4 rules applied. Total rules applied 139 place count 45 transition count 60
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 141 place count 44 transition count 59
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 5 with 34 rules applied. Total rules applied 175 place count 27 transition count 42
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 176 place count 27 transition count 41
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 177 place count 26 transition count 40
Iterating global reduction 6 with 1 rules applied. Total rules applied 178 place count 26 transition count 40
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 180 place count 25 transition count 39
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 6 with 10 rules applied. Total rules applied 190 place count 25 transition count 29
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 192 place count 23 transition count 29
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 192 place count 23 transition count 28
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 194 place count 22 transition count 28
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 195 place count 21 transition count 27
Applied a total of 195 rules in 27 ms. Remains 21 /169 variables (removed 148) and now considering 27/210 (removed 183) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 27 ms. Remains : 21/169 places, 27/210 transitions.
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:33:46] [INFO ] Input system was already deterministic with 27 transitions.
Starting structural reductions in LTL mode, iteration 0 : 169/169 places, 210/210 transitions.
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 26 place count 143 transition count 184
Iterating global reduction 0 with 26 rules applied. Total rules applied 52 place count 143 transition count 184
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 54 place count 143 transition count 182
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 65 place count 132 transition count 171
Iterating global reduction 1 with 11 rules applied. Total rules applied 76 place count 132 transition count 171
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 85 place count 123 transition count 162
Iterating global reduction 1 with 9 rules applied. Total rules applied 94 place count 123 transition count 162
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 95 place count 123 transition count 161
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 96 place count 122 transition count 160
Iterating global reduction 2 with 1 rules applied. Total rules applied 97 place count 122 transition count 160
Applied a total of 97 rules in 16 ms. Remains 122 /169 variables (removed 47) and now considering 160/210 (removed 50) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 122/169 places, 160/210 transitions.
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 9 ms
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 9 ms
[2023-03-19 05:33:46] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 169/169 places, 210/210 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 148 transition count 189
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 148 transition count 189
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 43 place count 148 transition count 188
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 50 place count 141 transition count 181
Iterating global reduction 1 with 7 rules applied. Total rules applied 57 place count 141 transition count 181
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 62 place count 136 transition count 176
Iterating global reduction 1 with 5 rules applied. Total rules applied 67 place count 136 transition count 176
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 68 place count 136 transition count 175
Applied a total of 68 rules in 14 ms. Remains 136 /169 variables (removed 33) and now considering 175/210 (removed 35) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 136/169 places, 175/210 transitions.
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 8 ms
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 10 ms
[2023-03-19 05:33:46] [INFO ] Input system was already deterministic with 175 transitions.
Starting structural reductions in LTL mode, iteration 0 : 169/169 places, 210/210 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 145 transition count 186
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 145 transition count 186
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 50 place count 145 transition count 184
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 59 place count 136 transition count 175
Iterating global reduction 1 with 9 rules applied. Total rules applied 68 place count 136 transition count 175
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 75 place count 129 transition count 168
Iterating global reduction 1 with 7 rules applied. Total rules applied 82 place count 129 transition count 168
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 83 place count 128 transition count 167
Iterating global reduction 1 with 1 rules applied. Total rules applied 84 place count 128 transition count 167
Applied a total of 84 rules in 15 ms. Remains 128 /169 variables (removed 41) and now considering 167/210 (removed 43) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 128/169 places, 167/210 transitions.
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 8 ms
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 9 ms
[2023-03-19 05:33:46] [INFO ] Input system was already deterministic with 167 transitions.
Starting structural reductions in LTL mode, iteration 0 : 169/169 places, 210/210 transitions.
Discarding 26 places :
Symmetric choice reduction at 0 with 26 rule applications. Total rules 26 place count 143 transition count 184
Iterating global reduction 0 with 26 rules applied. Total rules applied 52 place count 143 transition count 184
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 54 place count 143 transition count 182
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 63 place count 134 transition count 173
Iterating global reduction 1 with 9 rules applied. Total rules applied 72 place count 134 transition count 173
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 79 place count 127 transition count 166
Iterating global reduction 1 with 7 rules applied. Total rules applied 86 place count 127 transition count 166
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 87 place count 126 transition count 165
Iterating global reduction 1 with 1 rules applied. Total rules applied 88 place count 126 transition count 165
Applied a total of 88 rules in 38 ms. Remains 126 /169 variables (removed 43) and now considering 165/210 (removed 45) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40 ms. Remains : 126/169 places, 165/210 transitions.
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 8 ms
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 9 ms
[2023-03-19 05:33:46] [INFO ] Input system was already deterministic with 165 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 169/169 places, 210/210 transitions.
Graph (trivial) has 168 edges and 169 vertex of which 79 / 169 are part of one of the 6 SCC in 1 ms
Free SCC test removed 73 places
Ensure Unique test removed 93 transitions
Reduce isomorphic transitions removed 93 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 38 transitions
Trivial Post-agglo rules discarded 38 transitions
Performed 38 trivial Post agglomeration. Transition count delta: 38
Iterating post reduction 0 with 38 rules applied. Total rules applied 39 place count 95 transition count 78
Reduce places removed 38 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 47 rules applied. Total rules applied 86 place count 57 transition count 69
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 90 place count 53 transition count 69
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 90 place count 53 transition count 66
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 96 place count 50 transition count 66
Discarding 9 places :
Symmetric choice reduction at 3 with 9 rule applications. Total rules 105 place count 41 transition count 57
Iterating global reduction 3 with 9 rules applied. Total rules applied 114 place count 41 transition count 57
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 116 place count 41 transition count 55
Performed 15 Post agglomeration using F-continuation condition.Transition count delta: 15
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 4 with 30 rules applied. Total rules applied 146 place count 26 transition count 40
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 147 place count 26 transition count 39
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 148 place count 25 transition count 38
Iterating global reduction 5 with 1 rules applied. Total rules applied 149 place count 25 transition count 38
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 151 place count 24 transition count 37
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 5 with 10 rules applied. Total rules applied 161 place count 24 transition count 27
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 163 place count 22 transition count 27
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 2 Pre rules applied. Total rules applied 163 place count 22 transition count 25
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 167 place count 20 transition count 25
Applied a total of 167 rules in 22 ms. Remains 20 /169 variables (removed 149) and now considering 25/210 (removed 185) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 20/169 places, 25/210 transitions.
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 1 ms
[2023-03-19 05:33:46] [INFO ] Input system was already deterministic with 25 transitions.
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1 )
FORMULA SmartHome-PT-11-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 11 ms
[2023-03-19 05:33:46] [INFO ] Flatten gal took : 18 ms
[2023-03-19 05:33:47] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-19 05:33:47] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 169 places, 210 transitions and 471 arcs took 2 ms.
Total runtime 5269 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SmartHome-PT-11
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA SmartHome-PT-11-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-11-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679204300138

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 7 (type EXCL) for 6 SmartHome-PT-11-CTLFireability-03
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: FINISHED task # 7 (type EXCL) for SmartHome-PT-11-CTLFireability-03
lola: result : false
lola: markings : 190
lola: fired transitions : 414
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 21 SmartHome-PT-11-CTLFireability-08
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 48 (type EXCL) for SmartHome-PT-11-CTLFireability-08
lola: result : true
lola: markings : 27840
lola: fired transitions : 189552
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 SmartHome-PT-11-CTLFireability-13
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for SmartHome-PT-11-CTLFireability-13
lola: result : true
lola: markings : 64
lola: fired transitions : 67
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 30 SmartHome-PT-11-CTLFireability-12
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for SmartHome-PT-11-CTLFireability-12
lola: result : true
lola: markings : 18
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 30 SmartHome-PT-11-CTLFireability-12
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for SmartHome-PT-11-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 SmartHome-PT-11-CTLFireability-10
lola: time limit : 450 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for SmartHome-PT-11-CTLFireability-10
lola: result : false
lola: markings : 89
lola: fired transitions : 112
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 SmartHome-PT-11-CTLFireability-09
lola: time limit : 514 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/514 2/32 SmartHome-PT-11-CTLFireability-09 394005 m, 78801 m/sec, 2329804 t fired, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/514 4/32 SmartHome-PT-11-CTLFireability-09 772309 m, 75660 m/sec, 4779083 t fired, .

Time elapsed: 10 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/514 6/32 SmartHome-PT-11-CTLFireability-09 1141446 m, 73827 m/sec, 7261749 t fired, .

Time elapsed: 15 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/514 7/32 SmartHome-PT-11-CTLFireability-09 1437919 m, 59294 m/sec, 9575205 t fired, .

Time elapsed: 20 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/514 8/32 SmartHome-PT-11-CTLFireability-09 1796480 m, 71712 m/sec, 12121040 t fired, .

Time elapsed: 25 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/514 10/32 SmartHome-PT-11-CTLFireability-09 2196919 m, 80087 m/sec, 14638503 t fired, .

Time elapsed: 30 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/514 12/32 SmartHome-PT-11-CTLFireability-09 2570171 m, 74650 m/sec, 17245068 t fired, .

Time elapsed: 35 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/514 13/32 SmartHome-PT-11-CTLFireability-09 2899503 m, 65866 m/sec, 19839306 t fired, .

Time elapsed: 40 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/514 15/32 SmartHome-PT-11-CTLFireability-09 3354204 m, 90940 m/sec, 22565419 t fired, .

Time elapsed: 45 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 50/514 17/32 SmartHome-PT-11-CTLFireability-09 3750289 m, 79217 m/sec, 25188789 t fired, .

Time elapsed: 50 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 55/514 19/32 SmartHome-PT-11-CTLFireability-09 4132706 m, 76483 m/sec, 27665363 t fired, .

Time elapsed: 55 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 60/514 21/32 SmartHome-PT-11-CTLFireability-09 4664560 m, 106370 m/sec, 30217752 t fired, .

Time elapsed: 60 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 65/514 24/32 SmartHome-PT-11-CTLFireability-09 5285404 m, 124168 m/sec, 32568552 t fired, .

Time elapsed: 65 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 70/514 26/32 SmartHome-PT-11-CTLFireability-09 5744193 m, 91757 m/sec, 34799535 t fired, .

Time elapsed: 70 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 75/514 28/32 SmartHome-PT-11-CTLFireability-09 6104365 m, 72034 m/sec, 37216263 t fired, .

Time elapsed: 75 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 80/514 29/32 SmartHome-PT-11-CTLFireability-09 6345950 m, 48317 m/sec, 39533203 t fired, .

Time elapsed: 80 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 85/514 29/32 SmartHome-PT-11-CTLFireability-09 6469145 m, 24639 m/sec, 41690849 t fired, .

Time elapsed: 85 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 90/514 29/32 SmartHome-PT-11-CTLFireability-09 6491549 m, 4480 m/sec, 43825616 t fired, .

Time elapsed: 90 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 95/514 30/32 SmartHome-PT-11-CTLFireability-09 6778387 m, 57367 m/sec, 46264976 t fired, .

Time elapsed: 95 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 25 (type EXCL) for SmartHome-PT-11-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 13 (type EXCL) for 12 SmartHome-PT-11-CTLFireability-05
lola: time limit : 583 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/583 1/32 SmartHome-PT-11-CTLFireability-05 141130 m, 28226 m/sec, 2351975 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/583 2/32 SmartHome-PT-11-CTLFireability-05 283819 m, 28537 m/sec, 4770108 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/583 2/32 SmartHome-PT-11-CTLFireability-05 386912 m, 20618 m/sec, 7157570 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/583 3/32 SmartHome-PT-11-CTLFireability-05 516351 m, 25887 m/sec, 9451407 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/583 3/32 SmartHome-PT-11-CTLFireability-05 606242 m, 17978 m/sec, 11417371 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/583 4/32 SmartHome-PT-11-CTLFireability-05 704159 m, 19583 m/sec, 13625025 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/583 4/32 SmartHome-PT-11-CTLFireability-05 825883 m, 24344 m/sec, 15791104 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/583 5/32 SmartHome-PT-11-CTLFireability-05 925562 m, 19935 m/sec, 17984085 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/583 5/32 SmartHome-PT-11-CTLFireability-05 1023722 m, 19632 m/sec, 20346323 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/583 6/32 SmartHome-PT-11-CTLFireability-05 1137579 m, 22771 m/sec, 22657657 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/583 6/32 SmartHome-PT-11-CTLFireability-05 1236567 m, 19797 m/sec, 24908615 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/583 6/32 SmartHome-PT-11-CTLFireability-05 1331843 m, 19055 m/sec, 27168006 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/583 7/32 SmartHome-PT-11-CTLFireability-05 1419396 m, 17510 m/sec, 29438848 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 70/583 7/32 SmartHome-PT-11-CTLFireability-05 1519503 m, 20021 m/sec, 31728734 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 75/583 8/32 SmartHome-PT-11-CTLFireability-05 1620197 m, 20138 m/sec, 33879457 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 80/583 8/32 SmartHome-PT-11-CTLFireability-05 1716200 m, 19200 m/sec, 36159358 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 85/583 9/32 SmartHome-PT-11-CTLFireability-05 1826555 m, 22071 m/sec, 38633348 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 90/583 9/32 SmartHome-PT-11-CTLFireability-05 1952367 m, 25162 m/sec, 40995640 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 95/583 10/32 SmartHome-PT-11-CTLFireability-05 2068351 m, 23196 m/sec, 43381633 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 100/583 10/32 SmartHome-PT-11-CTLFireability-05 2197684 m, 25866 m/sec, 45792902 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 105/583 11/32 SmartHome-PT-11-CTLFireability-05 2306277 m, 21718 m/sec, 48090841 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 110/583 11/32 SmartHome-PT-11-CTLFireability-05 2406041 m, 19952 m/sec, 50403979 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 115/583 12/32 SmartHome-PT-11-CTLFireability-05 2516121 m, 22016 m/sec, 52752819 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 120/583 12/32 SmartHome-PT-11-CTLFireability-05 2618731 m, 20522 m/sec, 55103443 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 125/583 13/32 SmartHome-PT-11-CTLFireability-05 2709786 m, 18211 m/sec, 57320022 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 130/583 13/32 SmartHome-PT-11-CTLFireability-05 2796006 m, 17244 m/sec, 59571484 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 135/583 13/32 SmartHome-PT-11-CTLFireability-05 2898788 m, 20556 m/sec, 62005875 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 140/583 14/32 SmartHome-PT-11-CTLFireability-05 3012341 m, 22710 m/sec, 64498469 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 145/583 16/32 SmartHome-PT-11-CTLFireability-05 3580941 m, 113720 m/sec, 66908292 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 150/583 20/32 SmartHome-PT-11-CTLFireability-05 4411840 m, 166179 m/sec, 69263295 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 155/583 23/32 SmartHome-PT-11-CTLFireability-05 5186300 m, 154892 m/sec, 71687671 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 160/583 27/32 SmartHome-PT-11-CTLFireability-05 6085895 m, 179919 m/sec, 74152030 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 165/583 30/32 SmartHome-PT-11-CTLFireability-05 6727362 m, 128293 m/sec, 76207799 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 13 (type EXCL) for SmartHome-PT-11-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-11-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmartHome-PT-11-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-11-CTLFireability-09: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 10 (type EXCL) for 9 SmartHome-PT-11-CTLFireability-04
lola: time limit : 666 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for SmartHome-PT-11-CTLFireability-04
lola: result : false
lola: markings : 137
lola: fired transitions : 362
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 SmartHome-PT-11-CTLFireability-02
lola: time limit : 832 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for SmartHome-PT-11-CTLFireability-02
lola: result : true
lola: markings : 1937
lola: fired transitions : 4435
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 SmartHome-PT-11-CTLFireability-01
lola: time limit : 1110 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for SmartHome-PT-11-CTLFireability-01
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 15 SmartHome-PT-11-CTLFireability-06
lola: time limit : 1665 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for SmartHome-PT-11-CTLFireability-06
lola: result : true
lola: markings : 5
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 SmartHome-PT-11-CTLFireability-07
lola: time limit : 3330 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for SmartHome-PT-11-CTLFireability-07
lola: result : true
lola: markings : 244469
lola: fired transitions : 1718284
lola: time used : 2.000000
lola: memory pages used : 2
lola: Portfolio finished: no open tasks 12

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-11-CTLFireability-01: EFEG true state space /EFEG
SmartHome-PT-11-CTLFireability-02: CTL true CTL model checker
SmartHome-PT-11-CTLFireability-03: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-04: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-05: CTL unknown AGGR
SmartHome-PT-11-CTLFireability-06: AGAF false state space /EFEG
SmartHome-PT-11-CTLFireability-07: CTL true CTL model checker
SmartHome-PT-11-CTLFireability-08: EFAG false tscc_search
SmartHome-PT-11-CTLFireability-09: CTL unknown AGGR
SmartHome-PT-11-CTLFireability-10: CTL false CTL model checker
SmartHome-PT-11-CTLFireability-12: CONJ true CONJ
SmartHome-PT-11-CTLFireability-13: CTL true CTL model checker


Time elapsed: 272 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmartHome-PT-11"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SmartHome-PT-11, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647100234"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmartHome-PT-11.tgz
mv SmartHome-PT-11 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;