Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647100209.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SmartHome-PT-08, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647100209
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 528K
-rw-r--r-- 1 mcc users 6.9K Feb 26 05:47 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K Feb 26 05:47 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Feb 26 05:46 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 05:46 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:09 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 17:09 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:09 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 05:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Feb 26 05:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.3K Feb 26 05:48 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Feb 26 05:48 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:09 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:09 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 64K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmartHome-PT-08-CTLCardinality-00
FORMULA_NAME SmartHome-PT-08-CTLCardinality-01
FORMULA_NAME SmartHome-PT-08-CTLCardinality-02
FORMULA_NAME SmartHome-PT-08-CTLCardinality-03
FORMULA_NAME SmartHome-PT-08-CTLCardinality-04
FORMULA_NAME SmartHome-PT-08-CTLCardinality-05
FORMULA_NAME SmartHome-PT-08-CTLCardinality-06
FORMULA_NAME SmartHome-PT-08-CTLCardinality-07
FORMULA_NAME SmartHome-PT-08-CTLCardinality-08
FORMULA_NAME SmartHome-PT-08-CTLCardinality-09
FORMULA_NAME SmartHome-PT-08-CTLCardinality-10
FORMULA_NAME SmartHome-PT-08-CTLCardinality-11
FORMULA_NAME SmartHome-PT-08-CTLCardinality-12
FORMULA_NAME SmartHome-PT-08-CTLCardinality-13
FORMULA_NAME SmartHome-PT-08-CTLCardinality-14
FORMULA_NAME SmartHome-PT-08-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1679202659168

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmartHome-PT-08
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 05:11:03] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-19 05:11:03] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 05:11:03] [INFO ] Load time of PNML (sax parser for PT used): 128 ms
[2023-03-19 05:11:03] [INFO ] Transformed 252 places.
[2023-03-19 05:11:03] [INFO ] Transformed 291 transitions.
[2023-03-19 05:11:03] [INFO ] Found NUPN structural information;
[2023-03-19 05:11:03] [INFO ] Parsed PT model containing 252 places and 291 transitions and 664 arcs in 289 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 25 ms.
Deduced a syphon composed of 20 places in 8 ms
Reduce places removed 20 places and 21 transitions.
FORMULA SmartHome-PT-08-CTLCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmartHome-PT-08-CTLCardinality-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 79 out of 232 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 232/232 places, 270/270 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 191 transition count 229
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 191 transition count 229
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 85 place count 191 transition count 226
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 88 place count 188 transition count 223
Iterating global reduction 1 with 3 rules applied. Total rules applied 91 place count 188 transition count 223
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 94 place count 185 transition count 220
Iterating global reduction 1 with 3 rules applied. Total rules applied 97 place count 185 transition count 220
Applied a total of 97 rules in 100 ms. Remains 185 /232 variables (removed 47) and now considering 220/270 (removed 50) transitions.
// Phase 1: matrix 220 rows 185 cols
[2023-03-19 05:11:03] [INFO ] Computed 11 place invariants in 19 ms
[2023-03-19 05:11:04] [INFO ] Implicit Places using invariants in 393 ms returned []
[2023-03-19 05:11:04] [INFO ] Invariant cache hit.
[2023-03-19 05:11:04] [INFO ] Implicit Places using invariants and state equation in 335 ms returned []
Implicit Place search using SMT with State Equation took 789 ms to find 0 implicit places.
[2023-03-19 05:11:04] [INFO ] Invariant cache hit.
[2023-03-19 05:11:04] [INFO ] Dead Transitions using invariants and state equation in 283 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 185/232 places, 220/270 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1188 ms. Remains : 185/232 places, 220/270 transitions.
Support contains 79 out of 185 places after structural reductions.
[2023-03-19 05:11:05] [INFO ] Flatten gal took : 96 ms
[2023-03-19 05:11:05] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA SmartHome-PT-08-CTLCardinality-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 05:11:05] [INFO ] Flatten gal took : 39 ms
[2023-03-19 05:11:05] [INFO ] Input system was already deterministic with 220 transitions.
Support contains 77 out of 185 places (down from 79) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 63 resets, run finished after 671 ms. (steps per millisecond=14 ) properties (out of 51) seen :49
Incomplete Best-First random walk after 10001 steps, including 7 resets, run finished after 84 ms. (steps per millisecond=119 ) properties (out of 2) seen :1
Incomplete Best-First random walk after 10001 steps, including 8 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-19 05:11:06] [INFO ] Invariant cache hit.
[2023-03-19 05:11:06] [INFO ] After 110ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 05:11:06] [INFO ] [Nat]Absence check using 11 positive place invariants in 15 ms returned sat
[2023-03-19 05:11:06] [INFO ] After 141ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 05:11:06] [INFO ] Deduced a trap composed of 24 places in 94 ms of which 12 ms to minimize.
[2023-03-19 05:11:06] [INFO ] Deduced a trap composed of 28 places in 92 ms of which 1 ms to minimize.
[2023-03-19 05:11:06] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 250 ms
[2023-03-19 05:11:06] [INFO ] After 430ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 72 ms.
[2023-03-19 05:11:06] [INFO ] After 623ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 4 ms.
Support contains 5 out of 185 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 185/185 places, 220/220 transitions.
Graph (trivial) has 172 edges and 185 vertex of which 79 / 185 are part of one of the 6 SCC in 5 ms
Free SCC test removed 73 places
Drop transitions removed 97 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 98 transitions.
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 0 with 35 rules applied. Total rules applied 36 place count 112 transition count 87
Reduce places removed 35 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 43 rules applied. Total rules applied 79 place count 77 transition count 79
Reduce places removed 4 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 2 with 7 rules applied. Total rules applied 86 place count 73 transition count 76
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 90 place count 70 transition count 75
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 4 Pre rules applied. Total rules applied 90 place count 70 transition count 71
Deduced a syphon composed of 4 places in 10 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 4 with 8 rules applied. Total rules applied 98 place count 66 transition count 71
Discarding 11 places :
Symmetric choice reduction at 4 with 11 rule applications. Total rules 109 place count 55 transition count 60
Iterating global reduction 4 with 11 rules applied. Total rules applied 120 place count 55 transition count 60
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 122 place count 55 transition count 58
Performed 17 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 5 with 34 rules applied. Total rules applied 156 place count 38 transition count 40
Drop transitions removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Graph (complete) has 107 edges and 38 vertex of which 37 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 0 output transitions
Iterating post reduction 5 with 10 rules applied. Total rules applied 166 place count 37 transition count 31
Free-agglomeration rule applied 6 times.
Iterating global reduction 6 with 6 rules applied. Total rules applied 172 place count 37 transition count 25
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 6 with 6 rules applied. Total rules applied 178 place count 31 transition count 25
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 179 place count 30 transition count 24
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 180 place count 29 transition count 24
Free-agglomeration rule applied 1 times.
Iterating global reduction 8 with 1 rules applied. Total rules applied 181 place count 29 transition count 23
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 182 place count 28 transition count 23
Applied a total of 182 rules in 118 ms. Remains 28 /185 variables (removed 157) and now considering 23/220 (removed 197) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 118 ms. Remains : 28/185 places, 23/220 transitions.
Finished random walk after 41 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=41 )
[2023-03-19 05:11:07] [INFO ] Flatten gal took : 38 ms
[2023-03-19 05:11:07] [INFO ] Flatten gal took : 40 ms
[2023-03-19 05:11:07] [INFO ] Input system was already deterministic with 220 transitions.
Computed a total of 28 stabilizing places and 28 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 220/220 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 158 transition count 193
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 158 transition count 193
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 57 place count 158 transition count 190
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 67 place count 148 transition count 180
Iterating global reduction 1 with 10 rules applied. Total rules applied 77 place count 148 transition count 180
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 84 place count 141 transition count 173
Iterating global reduction 1 with 7 rules applied. Total rules applied 91 place count 141 transition count 173
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 95 place count 137 transition count 169
Iterating global reduction 1 with 4 rules applied. Total rules applied 99 place count 137 transition count 169
Applied a total of 99 rules in 67 ms. Remains 137 /185 variables (removed 48) and now considering 169/220 (removed 51) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 67 ms. Remains : 137/185 places, 169/220 transitions.
[2023-03-19 05:11:07] [INFO ] Flatten gal took : 13 ms
[2023-03-19 05:11:07] [INFO ] Flatten gal took : 15 ms
[2023-03-19 05:11:07] [INFO ] Input system was already deterministic with 169 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 185/185 places, 220/220 transitions.
Graph (trivial) has 176 edges and 185 vertex of which 73 / 185 are part of one of the 6 SCC in 2 ms
Free SCC test removed 67 places
Ensure Unique test removed 86 transitions
Reduce isomorphic transitions removed 86 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 42 transitions
Trivial Post-agglo rules discarded 42 transitions
Performed 42 trivial Post agglomeration. Transition count delta: 42
Iterating post reduction 0 with 42 rules applied. Total rules applied 43 place count 117 transition count 91
Reduce places removed 42 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 1 with 54 rules applied. Total rules applied 97 place count 75 transition count 79
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 103 place count 69 transition count 79
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 5 Pre rules applied. Total rules applied 103 place count 69 transition count 74
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 113 place count 64 transition count 74
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 125 place count 52 transition count 62
Iterating global reduction 3 with 12 rules applied. Total rules applied 137 place count 52 transition count 62
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 139 place count 52 transition count 60
Performed 16 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 16 places in 1 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 4 with 32 rules applied. Total rules applied 171 place count 36 transition count 43
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 4 with 10 rules applied. Total rules applied 181 place count 36 transition count 33
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 183 place count 34 transition count 33
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 185 place count 32 transition count 31
Applied a total of 185 rules in 61 ms. Remains 32 /185 variables (removed 153) and now considering 31/220 (removed 189) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 61 ms. Remains : 32/185 places, 31/220 transitions.
[2023-03-19 05:11:07] [INFO ] Flatten gal took : 9 ms
[2023-03-19 05:11:07] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:11:07] [INFO ] Input system was already deterministic with 31 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 220/220 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 158 transition count 193
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 158 transition count 193
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 57 place count 158 transition count 190
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 67 place count 148 transition count 180
Iterating global reduction 1 with 10 rules applied. Total rules applied 77 place count 148 transition count 180
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 84 place count 141 transition count 173
Iterating global reduction 1 with 7 rules applied. Total rules applied 91 place count 141 transition count 173
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 92 place count 141 transition count 172
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 96 place count 137 transition count 168
Iterating global reduction 2 with 4 rules applied. Total rules applied 100 place count 137 transition count 168
Applied a total of 100 rules in 42 ms. Remains 137 /185 variables (removed 48) and now considering 168/220 (removed 52) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 46 ms. Remains : 137/185 places, 168/220 transitions.
[2023-03-19 05:11:07] [INFO ] Flatten gal took : 14 ms
[2023-03-19 05:11:07] [INFO ] Flatten gal took : 34 ms
[2023-03-19 05:11:07] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 185/185 places, 220/220 transitions.
Graph (trivial) has 168 edges and 185 vertex of which 61 / 185 are part of one of the 6 SCC in 1 ms
Free SCC test removed 55 places
Ensure Unique test removed 70 transitions
Reduce isomorphic transitions removed 70 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 42 transitions
Trivial Post-agglo rules discarded 42 transitions
Performed 42 trivial Post agglomeration. Transition count delta: 42
Iterating post reduction 0 with 42 rules applied. Total rules applied 43 place count 129 transition count 107
Reduce places removed 42 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 50 rules applied. Total rules applied 93 place count 87 transition count 99
Reduce places removed 4 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 2 with 8 rules applied. Total rules applied 101 place count 83 transition count 95
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 5 rules applied. Total rules applied 106 place count 79 transition count 94
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 6 Pre rules applied. Total rules applied 106 place count 79 transition count 88
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 4 with 12 rules applied. Total rules applied 118 place count 73 transition count 88
Discarding 10 places :
Symmetric choice reduction at 4 with 10 rule applications. Total rules 128 place count 63 transition count 78
Iterating global reduction 4 with 10 rules applied. Total rules applied 138 place count 63 transition count 78
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 141 place count 63 transition count 75
Performed 17 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 5 with 34 rules applied. Total rules applied 175 place count 46 transition count 57
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 177 place count 46 transition count 55
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 179 place count 45 transition count 54
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 6 with 9 rules applied. Total rules applied 188 place count 45 transition count 45
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 6 with 1 rules applied. Total rules applied 189 place count 45 transition count 44
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 190 place count 44 transition count 44
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 8 with 1 rules applied. Total rules applied 191 place count 44 transition count 44
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 193 place count 42 transition count 42
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 195 place count 40 transition count 42
Applied a total of 195 rules in 53 ms. Remains 40 /185 variables (removed 145) and now considering 42/220 (removed 178) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 53 ms. Remains : 40/185 places, 42/220 transitions.
[2023-03-19 05:11:07] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:11:07] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:11:07] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 185/185 places, 220/220 transitions.
Graph (trivial) has 162 edges and 185 vertex of which 58 / 185 are part of one of the 6 SCC in 1 ms
Free SCC test removed 52 places
Ensure Unique test removed 66 transitions
Reduce isomorphic transitions removed 66 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 39 transitions
Trivial Post-agglo rules discarded 39 transitions
Performed 39 trivial Post agglomeration. Transition count delta: 39
Iterating post reduction 0 with 39 rules applied. Total rules applied 40 place count 132 transition count 114
Reduce places removed 39 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 48 rules applied. Total rules applied 88 place count 93 transition count 105
Reduce places removed 4 places and 0 transitions.
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Iterating post reduction 2 with 11 rules applied. Total rules applied 99 place count 89 transition count 98
Reduce places removed 7 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 8 rules applied. Total rules applied 107 place count 82 transition count 97
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 5 Pre rules applied. Total rules applied 107 place count 82 transition count 92
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 4 with 10 rules applied. Total rules applied 117 place count 77 transition count 92
Discarding 10 places :
Symmetric choice reduction at 4 with 10 rule applications. Total rules 127 place count 67 transition count 82
Iterating global reduction 4 with 10 rules applied. Total rules applied 137 place count 67 transition count 82
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 140 place count 67 transition count 79
Performed 17 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 5 with 34 rules applied. Total rules applied 174 place count 50 transition count 61
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 175 place count 50 transition count 60
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 177 place count 49 transition count 59
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 6 with 7 rules applied. Total rules applied 184 place count 49 transition count 52
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 185 place count 49 transition count 52
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 187 place count 47 transition count 50
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 188 place count 46 transition count 50
Applied a total of 188 rules in 49 ms. Remains 46 /185 variables (removed 139) and now considering 50/220 (removed 170) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 49 ms. Remains : 46/185 places, 50/220 transitions.
[2023-03-19 05:11:07] [INFO ] Flatten gal took : 4 ms
[2023-03-19 05:11:07] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:11:07] [INFO ] Input system was already deterministic with 50 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 185/185 places, 220/220 transitions.
Graph (trivial) has 175 edges and 185 vertex of which 74 / 185 are part of one of the 6 SCC in 0 ms
Free SCC test removed 68 places
Ensure Unique test removed 87 transitions
Reduce isomorphic transitions removed 87 transitions.
Drop transitions removed 40 transitions
Trivial Post-agglo rules discarded 40 transitions
Performed 40 trivial Post agglomeration. Transition count delta: 40
Iterating post reduction 0 with 40 rules applied. Total rules applied 41 place count 117 transition count 93
Reduce places removed 40 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 1 with 53 rules applied. Total rules applied 94 place count 77 transition count 80
Reduce places removed 7 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 8 rules applied. Total rules applied 102 place count 70 transition count 79
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 103 place count 69 transition count 79
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 5 Pre rules applied. Total rules applied 103 place count 69 transition count 74
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 4 with 10 rules applied. Total rules applied 113 place count 64 transition count 74
Discarding 10 places :
Symmetric choice reduction at 4 with 10 rule applications. Total rules 123 place count 54 transition count 64
Iterating global reduction 4 with 10 rules applied. Total rules applied 133 place count 54 transition count 64
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 134 place count 54 transition count 63
Performed 16 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 5 with 32 rules applied. Total rules applied 166 place count 38 transition count 46
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 5 with 8 rules applied. Total rules applied 174 place count 38 transition count 38
Applied a total of 174 rules in 25 ms. Remains 38 /185 variables (removed 147) and now considering 38/220 (removed 182) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 25 ms. Remains : 38/185 places, 38/220 transitions.
[2023-03-19 05:11:07] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:11:07] [INFO ] Flatten gal took : 13 ms
[2023-03-19 05:11:07] [INFO ] Input system was already deterministic with 38 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 220/220 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 156 transition count 191
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 156 transition count 191
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 61 place count 156 transition count 188
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 72 place count 145 transition count 177
Iterating global reduction 1 with 11 rules applied. Total rules applied 83 place count 145 transition count 177
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 91 place count 137 transition count 169
Iterating global reduction 1 with 8 rules applied. Total rules applied 99 place count 137 transition count 169
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 100 place count 137 transition count 168
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 104 place count 133 transition count 164
Iterating global reduction 2 with 4 rules applied. Total rules applied 108 place count 133 transition count 164
Applied a total of 108 rules in 31 ms. Remains 133 /185 variables (removed 52) and now considering 164/220 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 133/185 places, 164/220 transitions.
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 26 ms
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 23 ms
[2023-03-19 05:11:08] [INFO ] Input system was already deterministic with 164 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 220/220 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 157 transition count 192
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 157 transition count 192
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 59 place count 157 transition count 189
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 69 place count 147 transition count 179
Iterating global reduction 1 with 10 rules applied. Total rules applied 79 place count 147 transition count 179
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 86 place count 140 transition count 172
Iterating global reduction 1 with 7 rules applied. Total rules applied 93 place count 140 transition count 172
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 94 place count 140 transition count 171
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 96 place count 138 transition count 169
Iterating global reduction 2 with 2 rules applied. Total rules applied 98 place count 138 transition count 169
Applied a total of 98 rules in 36 ms. Remains 138 /185 variables (removed 47) and now considering 169/220 (removed 51) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 36 ms. Remains : 138/185 places, 169/220 transitions.
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 8 ms
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 9 ms
[2023-03-19 05:11:08] [INFO ] Input system was already deterministic with 169 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 220/220 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 156 transition count 191
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 156 transition count 191
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 61 place count 156 transition count 188
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 71 place count 146 transition count 178
Iterating global reduction 1 with 10 rules applied. Total rules applied 81 place count 146 transition count 178
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 87 place count 140 transition count 172
Iterating global reduction 1 with 6 rules applied. Total rules applied 93 place count 140 transition count 172
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 94 place count 140 transition count 171
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 98 place count 136 transition count 167
Iterating global reduction 2 with 4 rules applied. Total rules applied 102 place count 136 transition count 167
Applied a total of 102 rules in 15 ms. Remains 136 /185 variables (removed 49) and now considering 167/220 (removed 53) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 136/185 places, 167/220 transitions.
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 8 ms
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 19 ms
[2023-03-19 05:11:08] [INFO ] Input system was already deterministic with 167 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 185/185 places, 220/220 transitions.
Graph (trivial) has 178 edges and 185 vertex of which 61 / 185 are part of one of the 6 SCC in 0 ms
Free SCC test removed 55 places
Ensure Unique test removed 70 transitions
Reduce isomorphic transitions removed 70 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 49 transitions
Trivial Post-agglo rules discarded 49 transitions
Performed 49 trivial Post agglomeration. Transition count delta: 49
Iterating post reduction 0 with 49 rules applied. Total rules applied 50 place count 129 transition count 100
Reduce places removed 49 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 1 with 62 rules applied. Total rules applied 112 place count 80 transition count 87
Reduce places removed 7 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 9 rules applied. Total rules applied 121 place count 73 transition count 85
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 4 rules applied. Total rules applied 125 place count 71 transition count 83
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 126 place count 70 transition count 83
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 5 Pre rules applied. Total rules applied 126 place count 70 transition count 78
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 5 with 10 rules applied. Total rules applied 136 place count 65 transition count 78
Discarding 13 places :
Symmetric choice reduction at 5 with 13 rule applications. Total rules 149 place count 52 transition count 65
Iterating global reduction 5 with 13 rules applied. Total rules applied 162 place count 52 transition count 65
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 165 place count 52 transition count 62
Performed 17 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 6 with 34 rules applied. Total rules applied 199 place count 35 transition count 44
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 6 with 3 rules applied. Total rules applied 202 place count 35 transition count 41
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 203 place count 34 transition count 41
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 205 place count 33 transition count 40
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 8 with 10 rules applied. Total rules applied 215 place count 33 transition count 30
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 217 place count 31 transition count 30
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 219 place count 29 transition count 28
Applied a total of 219 rules in 41 ms. Remains 29 /185 variables (removed 156) and now considering 28/220 (removed 192) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 41 ms. Remains : 29/185 places, 28/220 transitions.
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 1 ms
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:11:08] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 220/220 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 158 transition count 193
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 158 transition count 193
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 57 place count 158 transition count 190
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 65 place count 150 transition count 182
Iterating global reduction 1 with 8 rules applied. Total rules applied 73 place count 150 transition count 182
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 78 place count 145 transition count 177
Iterating global reduction 1 with 5 rules applied. Total rules applied 83 place count 145 transition count 177
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 84 place count 145 transition count 176
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 86 place count 143 transition count 174
Iterating global reduction 2 with 2 rules applied. Total rules applied 88 place count 143 transition count 174
Applied a total of 88 rules in 32 ms. Remains 143 /185 variables (removed 42) and now considering 174/220 (removed 46) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 143/185 places, 174/220 transitions.
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 20 ms
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 10 ms
[2023-03-19 05:11:08] [INFO ] Input system was already deterministic with 174 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 185/185 places, 220/220 transitions.
Graph (trivial) has 169 edges and 185 vertex of which 63 / 185 are part of one of the 6 SCC in 1 ms
Free SCC test removed 57 places
Ensure Unique test removed 72 transitions
Reduce isomorphic transitions removed 72 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 44 transitions
Trivial Post-agglo rules discarded 44 transitions
Performed 44 trivial Post agglomeration. Transition count delta: 44
Iterating post reduction 0 with 44 rules applied. Total rules applied 45 place count 127 transition count 103
Reduce places removed 44 places and 0 transitions.
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 1 with 58 rules applied. Total rules applied 103 place count 83 transition count 89
Reduce places removed 7 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 2 with 11 rules applied. Total rules applied 114 place count 76 transition count 85
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 118 place count 72 transition count 85
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 4 Pre rules applied. Total rules applied 118 place count 72 transition count 81
Deduced a syphon composed of 4 places in 2 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 4 with 8 rules applied. Total rules applied 126 place count 68 transition count 81
Discarding 10 places :
Symmetric choice reduction at 4 with 10 rule applications. Total rules 136 place count 58 transition count 71
Iterating global reduction 4 with 10 rules applied. Total rules applied 146 place count 58 transition count 71
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 148 place count 58 transition count 69
Performed 16 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 5 with 32 rules applied. Total rules applied 180 place count 42 transition count 52
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 5 with 7 rules applied. Total rules applied 187 place count 42 transition count 45
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 189 place count 40 transition count 43
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 190 place count 39 transition count 43
Applied a total of 190 rules in 30 ms. Remains 39 /185 variables (removed 146) and now considering 43/220 (removed 177) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 30 ms. Remains : 39/185 places, 43/220 transitions.
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 27 ms
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:11:08] [INFO ] Input system was already deterministic with 43 transitions.
Starting structural reductions in LTL mode, iteration 0 : 185/185 places, 220/220 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 164 transition count 199
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 164 transition count 199
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 43 place count 164 transition count 198
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 52 place count 155 transition count 189
Iterating global reduction 1 with 9 rules applied. Total rules applied 61 place count 155 transition count 189
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 68 place count 148 transition count 182
Iterating global reduction 1 with 7 rules applied. Total rules applied 75 place count 148 transition count 182
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 76 place count 148 transition count 181
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 77 place count 147 transition count 180
Iterating global reduction 2 with 1 rules applied. Total rules applied 78 place count 147 transition count 180
Applied a total of 78 rules in 26 ms. Remains 147 /185 variables (removed 38) and now considering 180/220 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26 ms. Remains : 147/185 places, 180/220 transitions.
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 10 ms
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 11 ms
[2023-03-19 05:11:08] [INFO ] Input system was already deterministic with 180 transitions.
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 11 ms
[2023-03-19 05:11:08] [INFO ] Flatten gal took : 20 ms
[2023-03-19 05:11:08] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 6 ms.
[2023-03-19 05:11:08] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 185 places, 220 transitions and 516 arcs took 2 ms.
Total runtime 5582 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SmartHome-PT-08
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/372

FORMULA SmartHome-PT-08-CTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-08-CTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-08-CTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-08-CTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-08-CTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-08-CTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-08-CTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-08-CTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-08-CTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-08-CTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-08-CTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-08-CTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmartHome-PT-08-CTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679202726649

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/372/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/372/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/372/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 27 (type EXCL) for 26 SmartHome-PT-08-CTLCardinality-08
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 27 (type EXCL) for SmartHome-PT-08-CTLCardinality-08
lola: result : true
lola: markings : 23
lola: fired transitions : 59
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 14 SmartHome-PT-08-CTLCardinality-03
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for SmartHome-PT-08-CTLCardinality-03
lola: result : true
lola: markings : 202
lola: fired transitions : 240
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 12 (type EXCL) for 11 SmartHome-PT-08-CTLCardinality-01
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for SmartHome-PT-08-CTLCardinality-01
lola: result : true
lola: markings : 21
lola: fired transitions : 91
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 SmartHome-PT-08-CTLCardinality-09
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 30 (type EXCL) for SmartHome-PT-08-CTLCardinality-09
lola: result : true
lola: markings : 79300
lola: fired transitions : 405114
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 SmartHome-PT-08-CTLCardinality-15
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for SmartHome-PT-08-CTLCardinality-15
lola: result : false
lola: markings : 411
lola: fired transitions : 726
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 38 SmartHome-PT-08-CTLCardinality-12
lola: time limit : 327 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-08-CTLCardinality-01: EU true state space /EU
SmartHome-PT-08-CTLCardinality-03: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-08: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-09: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-08-CTLCardinality-00: CONJ 0 3 0 0 3 0 0 0
SmartHome-PT-08-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-11: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-12: CONJ 0 1 1 0 2 0 0 0
SmartHome-PT-08-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 4/327 3/32 SmartHome-PT-08-CTLCardinality-12 560642 m, 112128 m/sec, 1906083 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-08-CTLCardinality-01: EU true state space /EU
SmartHome-PT-08-CTLCardinality-03: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-08: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-09: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-08-CTLCardinality-00: CONJ 0 3 0 0 3 0 0 0
SmartHome-PT-08-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-11: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-12: CONJ 0 1 1 0 2 0 0 0
SmartHome-PT-08-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 9/327 7/32 SmartHome-PT-08-CTLCardinality-12 1266570 m, 141185 m/sec, 4501575 t fired, .

Time elapsed: 10 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-08-CTLCardinality-01: EU true state space /EU
SmartHome-PT-08-CTLCardinality-03: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-08: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-09: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-08-CTLCardinality-00: CONJ 0 3 0 0 3 0 0 0
SmartHome-PT-08-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-11: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-12: CONJ 0 1 1 0 2 0 0 0
SmartHome-PT-08-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 14/327 11/32 SmartHome-PT-08-CTLCardinality-12 2142394 m, 175164 m/sec, 6825073 t fired, .

Time elapsed: 15 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-08-CTLCardinality-01: EU true state space /EU
SmartHome-PT-08-CTLCardinality-03: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-08: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-09: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-08-CTLCardinality-00: CONJ 0 3 0 0 3 0 0 0
SmartHome-PT-08-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-11: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-12: CONJ 0 1 1 0 2 0 0 0
SmartHome-PT-08-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 19/327 15/32 SmartHome-PT-08-CTLCardinality-12 2949418 m, 161404 m/sec, 9128019 t fired, .

Time elapsed: 20 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-08-CTLCardinality-01: EU true state space /EU
SmartHome-PT-08-CTLCardinality-03: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-08: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-09: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-08-CTLCardinality-00: CONJ 0 3 0 0 3 0 0 0
SmartHome-PT-08-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-11: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-12: CONJ 0 1 1 0 2 0 0 0
SmartHome-PT-08-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 24/327 18/32 SmartHome-PT-08-CTLCardinality-12 3607531 m, 131622 m/sec, 11315856 t fired, .

Time elapsed: 25 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-08-CTLCardinality-01: EU true state space /EU
SmartHome-PT-08-CTLCardinality-03: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-08: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-09: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-08-CTLCardinality-00: CONJ 0 3 0 0 3 0 0 0
SmartHome-PT-08-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-11: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-12: CONJ 0 1 1 0 2 0 0 0
SmartHome-PT-08-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 29/327 21/32 SmartHome-PT-08-CTLCardinality-12 4235062 m, 125506 m/sec, 13573913 t fired, .

Time elapsed: 30 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-08-CTLCardinality-01: EU true state space /EU
SmartHome-PT-08-CTLCardinality-03: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-08: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-09: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-08-CTLCardinality-00: CONJ 0 3 0 0 3 0 0 0
SmartHome-PT-08-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-11: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-12: CONJ 0 1 1 0 2 0 0 0
SmartHome-PT-08-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 34/327 24/32 SmartHome-PT-08-CTLCardinality-12 4742676 m, 101522 m/sec, 15849305 t fired, .

Time elapsed: 35 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-08-CTLCardinality-01: EU true state space /EU
SmartHome-PT-08-CTLCardinality-03: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-08: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-09: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-08-CTLCardinality-00: CONJ 0 3 0 0 3 0 0 0
SmartHome-PT-08-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-11: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-12: CONJ 0 1 1 0 2 0 0 0
SmartHome-PT-08-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 39/327 26/32 SmartHome-PT-08-CTLCardinality-12 5167621 m, 84989 m/sec, 18137707 t fired, .

Time elapsed: 40 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-08-CTLCardinality-01: EU true state space /EU
SmartHome-PT-08-CTLCardinality-03: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-08: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-09: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-08-CTLCardinality-00: CONJ 0 3 0 0 3 0 0 0
SmartHome-PT-08-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-11: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-12: CONJ 0 1 1 0 2 0 0 0
SmartHome-PT-08-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 44/327 28/32 SmartHome-PT-08-CTLCardinality-12 5713436 m, 109163 m/sec, 20485860 t fired, .

Time elapsed: 45 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-08-CTLCardinality-01: EU true state space /EU
SmartHome-PT-08-CTLCardinality-03: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-08: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-09: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-08-CTLCardinality-00: CONJ 0 3 0 0 3 0 0 0
SmartHome-PT-08-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-11: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-12: CONJ 0 1 1 0 2 0 0 0
SmartHome-PT-08-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 49/327 30/32 SmartHome-PT-08-CTLCardinality-12 6098946 m, 77102 m/sec, 22956934 t fired, .

Time elapsed: 50 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 43 (type EXCL) for SmartHome-PT-08-CTLCardinality-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-08-CTLCardinality-01: EU true state space /EU
SmartHome-PT-08-CTLCardinality-03: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-08: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-09: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmartHome-PT-08-CTLCardinality-00: CONJ 0 3 0 0 3 0 0 0
SmartHome-PT-08-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-11: EFAG 0 1 0 0 1 0 0 0
SmartHome-PT-08-CTLCardinality-12: CONJ 0 1 0 0 2 0 1 0
SmartHome-PT-08-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 33 (type EXCL) for 32 SmartHome-PT-08-CTLCardinality-10
lola: time limit : 354 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for SmartHome-PT-08-CTLCardinality-10
lola: result : false
lola: markings : 68664
lola: fired transitions : 438454
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 0 SmartHome-PT-08-CTLCardinality-00
lola: time limit : 393 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for SmartHome-PT-08-CTLCardinality-00
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 3 (type EXCL) for 0 SmartHome-PT-08-CTLCardinality-00
lola: time limit : 443 sec
lola: memory limit: 32 pages
lola: FINISHED task # 3 (type EXCL) for SmartHome-PT-08-CTLCardinality-00
lola: result : false
lola: markings : 705
lola: fired transitions : 815
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 35 SmartHome-PT-08-CTLCardinality-11
lola: time limit : 590 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for SmartHome-PT-08-CTLCardinality-11
lola: result : true
lola: markings : 3360
lola: fired transitions : 17633
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 38 SmartHome-PT-08-CTLCardinality-12
lola: time limit : 708 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for SmartHome-PT-08-CTLCardinality-12
lola: result : false
lola: markings : 4627
lola: fired transitions : 36981
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 17 SmartHome-PT-08-CTLCardinality-05
lola: time limit : 886 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for SmartHome-PT-08-CTLCardinality-05
lola: result : true
lola: markings : 826
lola: fired transitions : 3523
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 SmartHome-PT-08-CTLCardinality-07
lola: time limit : 1181 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for SmartHome-PT-08-CTLCardinality-07
lola: result : false
lola: markings : 238
lola: fired transitions : 1210
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 SmartHome-PT-08-CTLCardinality-14
lola: time limit : 1772 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for SmartHome-PT-08-CTLCardinality-14
lola: result : true
lola: markings : 75
lola: fired transitions : 217
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 20 SmartHome-PT-08-CTLCardinality-06
lola: time limit : 3544 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for SmartHome-PT-08-CTLCardinality-06
lola: result : true
lola: markings : 288
lola: fired transitions : 951
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmartHome-PT-08-CTLCardinality-00: CONJ false CTL model checker
SmartHome-PT-08-CTLCardinality-01: EU true state space /EU
SmartHome-PT-08-CTLCardinality-03: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-05: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-06: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-07: CTL false CTL model checker
SmartHome-PT-08-CTLCardinality-08: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-09: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-10: CTL false CTL model checker
SmartHome-PT-08-CTLCardinality-11: EFAG false tscc_search
SmartHome-PT-08-CTLCardinality-12: CONJ false CTL model checker
SmartHome-PT-08-CTLCardinality-14: CTL true CTL model checker
SmartHome-PT-08-CTLCardinality-15: CTL false CTL model checker


Time elapsed: 56 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmartHome-PT-08"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SmartHome-PT-08, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647100209"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmartHome-PT-08.tgz
mv SmartHome-PT-08 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;