About the Execution of LoLa+red for SmallOperatingSystem-PT-MT2048DC0512
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
8662.464 | 262439.00 | 244682.00 | 1524.10 | ????????F??TFTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r455-smll-167912646900106.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SmallOperatingSystem-PT-MT2048DC0512, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912646900106
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 424K
-rw-r--r-- 1 mcc users 9.0K Feb 25 12:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 25 12:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 12:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 25 12:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Feb 25 17:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:08 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 17:08 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:08 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.0K Feb 25 12:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 56K Feb 25 12:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 12:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 78K Feb 25 12:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 17:08 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 17:08 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 13 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 8.1K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14
FORMULA_NAME SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679192969352
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmallOperatingSystem-PT-MT2048DC0512
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 02:29:32] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 02:29:32] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 02:29:33] [INFO ] Load time of PNML (sax parser for PT used): 42 ms
[2023-03-19 02:29:33] [INFO ] Transformed 9 places.
[2023-03-19 02:29:33] [INFO ] Transformed 8 transitions.
[2023-03-19 02:29:33] [INFO ] Parsed PT model containing 9 places and 8 transitions and 27 arcs in 175 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 25 ms.
Support contains 9 out of 9 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 18 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
// Phase 1: matrix 8 rows 9 cols
[2023-03-19 02:29:33] [INFO ] Computed 4 place invariants in 6 ms
[2023-03-19 02:29:33] [INFO ] Implicit Places using invariants in 225 ms returned []
[2023-03-19 02:29:33] [INFO ] Invariant cache hit.
[2023-03-19 02:29:33] [INFO ] Implicit Places using invariants and state equation in 57 ms returned []
Implicit Place search using SMT with State Equation took 349 ms to find 0 implicit places.
[2023-03-19 02:29:33] [INFO ] Invariant cache hit.
[2023-03-19 02:29:33] [INFO ] Dead Transitions using invariants and state equation in 68 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 439 ms. Remains : 9/9 places, 8/8 transitions.
Support contains 9 out of 9 places after structural reductions.
[2023-03-19 02:29:33] [INFO ] Flatten gal took : 29 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 9 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Incomplete random walk after 10265 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=270 ) properties (out of 23) seen :22
Finished Best-First random walk after 61 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=20 )
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 5 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 7 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 2 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 3 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 3 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 8 transition count 7
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 8 transition count 7
Applied a total of 2 rules in 5 ms. Remains 8 /9 variables (removed 1) and now considering 7/8 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 8/9 places, 7/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 3 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 8 transition count 8
Applied a total of 1 rules in 2 ms. Remains 8 /9 variables (removed 1) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 8/9 places, 8/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 3 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Applied a total of 0 rules in 6 ms. Remains 8 /9 variables (removed 1) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 8/9 places, 8/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 3 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 2 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 3 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 3 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 3 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 8 transition count 8
Applied a total of 1 rules in 2 ms. Remains 8 /9 variables (removed 1) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 8/9 places, 8/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 1 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 1 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 8 transition count 7
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 8 transition count 7
Applied a total of 2 rules in 3 ms. Remains 8 /9 variables (removed 1) and now considering 7/8 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 8/9 places, 7/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 1 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 1 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 2 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 8 transition count 8
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 2 place count 7 transition count 7
Iterating global reduction 1 with 1 rules applied. Total rules applied 3 place count 7 transition count 7
Applied a total of 3 rules in 4 ms. Remains 7 /9 variables (removed 2) and now considering 7/8 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 7/9 places, 7/8 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 1 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 1 ms
[2023-03-19 02:29:34] [INFO ] Input system was already deterministic with 7 transitions.
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 3 ms
[2023-03-19 02:29:34] [INFO ] Flatten gal took : 3 ms
[2023-03-19 02:29:34] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-19 02:29:34] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 9 places, 8 transitions and 27 arcs took 1 ms.
Total runtime 1738 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SmallOperatingSystem-PT-MT2048DC0512
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/371
CTLFireability
FORMULA SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679193231791
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/371/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/371/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/371/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 1 (type EXCL) for 0 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00
lola: time limit : 105 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/171 5/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00 1003372 m, 200674 m/sec, 2978170 t fired, .
Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/171 9/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00 2074756 m, 214276 m/sec, 6173347 t fired, .
Time elapsed: 10 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/171 13/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00 3120068 m, 209062 m/sec, 9292978 t fired, .
Time elapsed: 15 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/171 17/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00 4155866 m, 207159 m/sec, 12386548 t fired, .
Time elapsed: 20 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/171 21/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00 5182894 m, 205405 m/sec, 15454233 t fired, .
Time elapsed: 25 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/171 25/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00 6211934 m, 205808 m/sec, 18528774 t fired, .
Time elapsed: 30 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/171 30/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00 7249318 m, 207476 m/sec, 21629282 t fired, .
Time elapsed: 35 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 66 (type EXCL) for 65 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15
lola: time limit : 178 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 62 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14
lola: time limit : 187 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14
lola: result : false
lola: markings : 3
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 59 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13
lola: time limit : 197 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13
lola: result : true
lola: markings : 3
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 52 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12
lola: time limit : 209 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 52 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12
lola: time limit : 222 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11
lola: time limit : 237 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11
lola: result : true
lola: markings : 3
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10
lola: time limit : 254 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 4/254 6/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10 1459680 m, 291936 m/sec, 5199378 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 9/254 12/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10 2851194 m, 278302 m/sec, 10121642 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 14/254 17/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10 4196439 m, 269049 m/sec, 14872350 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/254 23/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10 5519380 m, 264588 m/sec, 19539828 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 25/254 28/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10 6873325 m, 270789 m/sec, 24315033 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 44 (type EXCL) for 43 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09
lola: time limit : 271 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/271 5/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 1247110 m, 249422 m/sec, 4197175 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/271 11/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 2533083 m, 257194 m/sec, 8508966 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/271 16/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 3763280 m, 246039 m/sec, 12629962 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/271 21/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 5005152 m, 248374 m/sec, 16787820 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 25/271 25/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 6217221 m, 242413 m/sec, 20844597 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 30/271 30/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 7415727 m, 239701 m/sec, 24854959 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08
lola: time limit : 291 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07
lola: time limit : 349 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/349 9/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07 2195864 m, 439172 m/sec, 7648975 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/349 17/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07 4232792 m, 407385 m/sec, 14758703 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/349 25/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07 6213998 m, 396241 m/sec, 21676861 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 30 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 3 0 0 3 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 18 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06
lola: time limit : 386 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06
lola: result : true
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04
lola: time limit : 496 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/496 9/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04 2115496 m, 423099 m/sec, 7318823 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/496 17/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04 4028253 m, 382551 m/sec, 13967958 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/496 24/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04 5879091 m, 370167 m/sec, 20408060 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/496 32/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04 7799142 m, 384010 m/sec, 27092768 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02
lola: time limit : 574 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/574 12/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02 2773717 m, 554743 m/sec, 9179218 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/574 22/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02 5349305 m, 515117 m/sec, 18189798 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/574 32/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02 7788275 m, 487794 m/sec, 26727980 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01
lola: time limit : 685 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/685 6/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01 1485850 m, 297170 m/sec, 7842074 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/685 12/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01 2776587 m, 258147 m/sec, 14764998 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/685 17/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01 4060931 m, 256868 m/sec, 21674780 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/685 22/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01 5321960 m, 252205 m/sec, 28481970 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/685 27/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01 6592540 m, 254116 m/sec, 35343550 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/685 32/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01 7762689 m, 234029 m/sec, 41673075 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 68 (type EXCL) for 9 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03
lola: time limit : 848 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 AGEF EXCL 5/848 18/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03 4883376 m, 976675 m/sec, 8036730 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 68 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08
lola: time limit : 1128 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08
lola: result : false
lola: markings : 513
lola: fired transitions : 512
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type EXCL) for 15 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05
lola: time limit : 1692 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ false state space / EG
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
70 LTL EXCL 5/1692 14/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05 2106503 m, 421300 m/sec, 5231942 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ false state space / EG
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
70 LTL EXCL 10/1692 28/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05 4192995 m, 417298 m/sec, 10427942 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 70 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ false state space / EG
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 1 0 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 21 (type EXCL) for 18 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06
lola: time limit : 3369 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ false state space / EG
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 0 1 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/3369 7/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06 1637082 m, 327416 m/sec, 7437205 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ false state space / EG
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 0 1 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/3369 14/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06 3387108 m, 350005 m/sec, 15356572 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ false state space / EG
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 0 1 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/3369 20/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06 4988781 m, 320334 m/sec, 22598442 t fired, .
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ false state space / EG
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 0 1 0 4 0 0 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 20/3369 27/32 SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06 6611785 m, 324600 m/sec, 29932755 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 21 (type EXCL) for SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ false state space / EG
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ 0 0 0 0 4 0 1 1
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-00: CTL unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-01: CTL unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-02: CTL unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-03: EFAG unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-04: CTL unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-05: SP ACTL unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-06: CONJ unknown CONJ
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-07: CTL unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-08: CONJ false state space / EG
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-09: CTL unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-10: CTL unknown AGGR
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-11: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-12: CONJ false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-14: CTL false CTL model checker
SmallOperatingSystem-PT-MT2048DC0512-CTLFireability-15: CTL false CTL model checker
Time elapsed: 256 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT2048DC0512"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SmallOperatingSystem-PT-MT2048DC0512, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912646900106"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT2048DC0512.tgz
mv SmallOperatingSystem-PT-MT2048DC0512 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;