Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-smll-167912646800042.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SmallOperatingSystem-PT-MT0128DC0032, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912646800042
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 7.1K Feb 25 12:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 61K Feb 25 12:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 12:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 12:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 17:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 17:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 12:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Feb 25 12:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 12:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Feb 25 12:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 17:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 17:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 13 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 8.2K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-09
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-11
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-14
FORMULA_NAME SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679183462700

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmallOperatingSystem-PT-MT0128DC0032
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-18 23:51:06] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-18 23:51:06] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-18 23:51:06] [INFO ] Load time of PNML (sax parser for PT used): 44 ms
[2023-03-18 23:51:06] [INFO ] Transformed 9 places.
[2023-03-18 23:51:06] [INFO ] Transformed 8 transitions.
[2023-03-18 23:51:06] [INFO ] Parsed PT model containing 9 places and 8 transitions and 27 arcs in 194 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 25 ms.
Initial state reduction rules removed 3 formulas.
FORMULA SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 9 out of 9 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 19 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
// Phase 1: matrix 8 rows 9 cols
[2023-03-18 23:51:06] [INFO ] Computed 4 place invariants in 6 ms
[2023-03-18 23:51:06] [INFO ] Implicit Places using invariants in 225 ms returned []
[2023-03-18 23:51:06] [INFO ] Invariant cache hit.
[2023-03-18 23:51:06] [INFO ] Implicit Places using invariants and state equation in 57 ms returned []
Implicit Place search using SMT with State Equation took 346 ms to find 0 implicit places.
[2023-03-18 23:51:06] [INFO ] Invariant cache hit.
[2023-03-18 23:51:06] [INFO ] Dead Transitions using invariants and state equation in 50 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 417 ms. Remains : 9/9 places, 8/8 transitions.
Support contains 9 out of 9 places after structural reductions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 28 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 9 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 8 transitions.
Incomplete random walk after 10042 steps, including 2 resets, run finished after 78 ms. (steps per millisecond=128 ) properties (out of 24) seen :23
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-18 23:51:07] [INFO ] Invariant cache hit.
[2023-03-18 23:51:07] [INFO ] After 38ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 1 atomic propositions for a total of 13 simplifications.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 5 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 6 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 8 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 3 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 4 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 3 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 3 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 8 transition count 7
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 8 transition count 7
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 5 place count 6 transition count 6
Applied a total of 5 rules in 11 ms. Remains 6 /9 variables (removed 3) and now considering 6/8 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 6/9 places, 6/8 transitions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 1 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 8 transition count 7
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 8 transition count 7
Applied a total of 2 rules in 1 ms. Remains 8 /9 variables (removed 1) and now considering 7/8 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 8/9 places, 7/8 transitions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 8 transition count 7
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 8 transition count 7
Applied a total of 2 rules in 1 ms. Remains 8 /9 variables (removed 1) and now considering 7/8 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 8/9 places, 7/8 transitions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 8 transition count 8
Applied a total of 1 rules in 0 ms. Remains 8 /9 variables (removed 1) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 8/9 places, 8/8 transitions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 1 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 8 transition count 7
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 8 transition count 7
Applied a total of 2 rules in 1 ms. Remains 8 /9 variables (removed 1) and now considering 7/8 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 8/9 places, 7/8 transitions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 1 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 1 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Ensure Unique test removed 1 places
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 8 transition count 6
Reduce places removed 3 places and 0 transitions.
Graph (trivial) has 3 edges and 5 vertex of which 2 / 5 are part of one of the 1 SCC in 3 ms
Free SCC test removed 1 places
Iterating post reduction 1 with 4 rules applied. Total rules applied 6 place count 4 transition count 6
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 7 place count 4 transition count 5
Applied a total of 7 rules in 6 ms. Remains 4 /9 variables (removed 5) and now considering 5/8 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 4/9 places, 5/8 transitions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 0 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 1 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 5 transitions.
Starting structural reductions in LTL mode, iteration 0 : 9/9 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 9 /9 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/9 places, 8/8 transitions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 1 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 2 ms
[2023-03-18 23:51:07] [INFO ] Input system was already deterministic with 8 transitions.
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 3 ms
[2023-03-18 23:51:07] [INFO ] Flatten gal took : 3 ms
[2023-03-18 23:51:07] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 11 ms.
[2023-03-18 23:51:07] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 9 places, 8 transitions and 27 arcs took 1 ms.
Total runtime 1740 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SmallOperatingSystem-PT-MT0128DC0032
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679183619619

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: LAUNCH task # 1 (type EXCL) for 0 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00
lola: time limit : 120 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 63 (type FNDP) for 3 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 3 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SRCH) for 3 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 1 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00
lola: result : false
lola: markings : 73
lola: fired transitions : 120
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: LAUNCH task # 17 (type EXCL) for 16 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04
lola: time limit : 124 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type SRCH) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 63 (type FNDP) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: CANCELED task # 64 (type EQUN) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01 (obsolete)
lola: FINISHED task # 64 (type EQUN) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/211 6/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04 1441719 m, 288343 m/sec, 8830999 t fired, .

Time elapsed: 5 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/211 12/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04 2905077 m, 292671 m/sec, 17819425 t fired, .

Time elapsed: 10 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/211 18/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04 4346477 m, 288280 m/sec, 26652631 t fired, .

Time elapsed: 15 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/211 24/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04 5753217 m, 281348 m/sec, 35271810 t fired, .

Time elapsed: 20 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/211 29/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04 7133735 m, 276103 m/sec, 43683860 t fired, .

Time elapsed: 25 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 17 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 61 (type EXCL) for 60 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15
lola: result : true
lola: markings : 7
lola: fired transitions : 32
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 47 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 47 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10
lola: result : false
lola: markings : 64
lola: fired transitions : 254
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08
lola: result : false
lola: markings : 5892
lola: fired transitions : 21953
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/324 10/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07 2408100 m, 481620 m/sec, 6828423 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/324 19/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07 4568333 m, 432046 m/sec, 13158173 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/324 27/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07 6645399 m, 415413 m/sec, 19259965 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 42 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 39 (type EXCL) for 38 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06
lola: time limit : 355 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/355 4/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06 821898 m, 164379 m/sec, 5655284 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/355 7/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06 1710315 m, 177683 m/sec, 12151669 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/355 11/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06 2582616 m, 174460 m/sec, 18427326 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/355 14/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06 3424965 m, 168469 m/sec, 24768352 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/355 18/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06 4286046 m, 172216 m/sec, 31085585 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/355 21/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06 5114304 m, 165651 m/sec, 37429179 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 35/355 24/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06 5954342 m, 168007 m/sec, 43685135 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 40/355 28/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06 6782243 m, 165580 m/sec, 49971943 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 45/355 31/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06 7596668 m, 162885 m/sec, 56150954 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 39 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ 0 5 0 0 5 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 36 (type EXCL) for 19 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05
lola: time limit : 388 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 19 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05
lola: time limit : 437 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 19 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05
lola: time limit : 500 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 19 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05
lola: time limit : 583 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03
lola: time limit : 700 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03
lola: result : true
lola: markings : 129
lola: fired transitions : 191
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type EXCL) for 57 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13
lola: time limit : 875 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13
lola: result : true
lola: markings : 257
lola: fired transitions : 640
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 19 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05
lola: time limit : 1166 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05
lola: result : true
lola: markings : 522353
lola: fired transitions : 1772176
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 11 (type EXCL) for 10 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02
lola: time limit : 1749 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG false tscc_search
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 4/1749 5/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02 1119880 m, 223976 m/sec, 6582180 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG false tscc_search
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 9/1749 11/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02 2586023 m, 293228 m/sec, 15262988 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG false tscc_search
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 14/1749 14/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02 3299241 m, 142643 m/sec, 23067377 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 11 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02
lola: result : true
lola: markings : 3299241
lola: fired transitions : 28503334
lola: time used : 18.000000
lola: memory pages used : 14
lola: LAUNCH task # 8 (type EXCL) for 3 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01
lola: time limit : 3481 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG false tscc_search
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 0 1 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 1/3481 2/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01 424054 m, 84810 m/sec, 1336920 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG false tscc_search
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 0 1 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 6/3481 8/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01 1967395 m, 308668 m/sec, 7284045 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG false tscc_search
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 0 1 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 11/3481 14/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01 3413904 m, 289301 m/sec, 13126483 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG false tscc_search
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 0 1 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 16/3481 20/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01 4804087 m, 278036 m/sec, 18882011 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG false tscc_search
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 0 1 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 21/3481 25/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01 6163612 m, 271905 m/sec, 24530689 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG false tscc_search
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 0 1 0 5 0 0 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 26/3481 30/32 SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01 7349694 m, 237216 m/sec, 30099186 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 8 (type EXCL) for SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG false tscc_search
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ 0 0 0 0 5 0 1 1
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: Portfolio finished: no open tasks 13

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-01: CONJ unknown CONJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-02: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-03: CTL true CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-04: CTL unknown AGGR
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-05: CONJ true CONJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-06: CTL unknown AGGR
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-07: CTL unknown AGGR
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-08: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-10: DISJ false DISJ
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-12: CTL false CTL model checker
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-13: EFAG false tscc_search
SmallOperatingSystem-PT-MT0128DC0032-CTLFireability-15: CTL true CTL model checker


Time elapsed: 150 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT0128DC0032"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SmallOperatingSystem-PT-MT0128DC0032, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912646800042"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT0128DC0032.tgz
mv SmallOperatingSystem-PT-MT0128DC0032 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;