MCC'2023- Execution of r454-smll-167912646600610

About the Execution of LoLA for StigmergyElection-PT-05b

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
1413.031	3600000.00	120356.00	11083.20	FFFF?FTFTTTFTFFT	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r454-smll
Waiting for the VM to be ready (probing
...........................................
=====================
Generated by BenchKit 2-5348
Executing tool lola
Input is StigmergyElection-PT-05b,
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r454-smll-16791264660
===========================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 888K
-rw-r--r-- 1 mcc users 6.6K Feb 26
-rw-r--r-- 1 mcc users 68K Feb 26
-rw-r--r-- 1 mcc users 6.3K Feb 26
-rw-r--r-- 1 mcc users 60K Feb 26
-rw-r--r-- 1 mcc users 3.8K Feb 25
-rw-r--r-- 1 mcc users 26K Feb 25
-rw-r--r-- 1 mcc users 2.3K Feb 25
-rw-r--r-- 1 mcc users 17K Feb 25
-rw-r--r-- 1 mcc users 14K Feb 26
-rw-r--r-- 1 mcc users 149K Feb 26
-rw-r--r-- 1 mcc users 7.4K Feb 26
-rw-r--r-- 1 mcc users 61K Feb 26
-rw-r--r-- 1 mcc users 1.7K Feb 25
-rw-r--r-- 1 mcc users 3.8K Feb 25
-rw-r--r-- 1 mcc users 6 Mar 5
-rw-r--r-- 1 mcc users 4 Mar 5
-rw-r--r-- 1 mcc users 6 Mar 5
-rw-r--r-- 1 mcc users 428K Mar 5

--------------------
content from stdout:

=== Data for post analysis generated

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi
FORMULA_NAME StigmergyElection-PT-05b-CTLFi

=== Now, execution of the tool begins

BK_START 1679442320105

bash -c /home/mcc/BenchKit/BenchKit_head.sh
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyElection-PT-05b
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT StigmergyElection-PT-05b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../l
current directory: /home/mcc/execution
CTLFireability

FORMULA StigmergyElection-PT-05b-CTLFireability-05

FORMULA StigmergyElection-PT-05b-CTLFireability-00

FORMULA StigmergyElection-PT-05b-CTLFireability-01

FORMULA StigmergyElection-PT-05b-CTLFireability-10

FORMULA StigmergyElection-PT-05b-CTLFireability-15

FORMULA StigmergyElection-PT-05b-CTLFireability-07

FORMULA StigmergyElection-PT-05b-CTLFireability-12

FORMULA StigmergyElection-PT-05b-CTLFireability-14

FORMULA StigmergyElection-PT-05b-CTLFireability-13

FORMULA StigmergyElection-PT-05b-CTLFireability-09

FORMULA StigmergyElection-PT-05b-CTLFireability-08

FORMULA StigmergyElection-PT-05b-CTLFireability-06

FORMULA StigmergyElection-PT-05b-CTLFireability-03

FORMULA StigmergyElection-PT-05b-CTLFireability-02

FORMULA StigmergyElection-PT-05b-CTLFireability-11
TIME LIMIT: Killed by timeout
MemTotal: 16393232 kB
MemFree: 14802868 kB
After kill :
MemTotal: 16393232 kB
MemFree: 16166896 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/executio
lola: reading pnml
lola: PNML file contains place/transition
lola: finished parsing
lola: closed net file /home/mcc/execution
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/exec
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0
lola: LAUNCH INITIAL
lola: LAUNCH task # 16 (type CNST)
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 16 (type CNST)
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 1 (type EXCL)
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 4 (type EXCL)
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 37 (type EXCL)
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 68 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rew
lola: LAUNCH task # 78 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 68 (type FNDP)
lola: result : true
lola: fired transitions :
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 69 (type EQUN)
lola: CANCELED task # 78 (type SRCH)
lola: LAUNCH task # 73 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 78 (type SRCH)
lola: result : unknown
lola: time used :
lola: memory pages used :
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 73 (type FNDP)
lola: result : true
lola: fired transitions :
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 76 (type EQUN)
lola: CANCELED task # 79 (type SRCH)
lola: LAUNCH task # 66 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rew
lola: rewrite Frontend/Parser/formula_rew
lola: FINISHED task # 81 (type SRCH)
lola: result : unknown
lola: time used :
lola: memory pages used :
lola: FINISHED task # 79 (type SRCH)
lola: result : unknown
lola: time used :
lola: memory pages used :
lola: FINISHED task # 66 (type FNDP)
lola: result : true
lola: fired transitions :
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 67 (type EQUN)
sara: try reading problem file /home/mcc/ex
sara: try reading problem file /home/mcc/ex
sara: try reading problem file /home/mcc/ex
sara: place or transition ordering
sara: place or transition ordering

sara: place or transition ordering
lola: FINISHED task # 69 (type EQUN)
lola: result : true

lola: FINISHED task # 76 (type EQUN)
lola: result : true
lola: FINISHED task # 67 (type EQUN)
lola: result : true
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 4/276

Time elapsed: 7 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 9/276

Time elapsed: 12 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 14/276

Time elapsed: 17 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 19/276

Time elapsed: 22 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
37 CTL EXCL 24/276

Time elapsed: 27 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 37 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 64 (type EXCL)
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL)
lola: result : false
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 55 (type EXCL)
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 50 (type EXCL)
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 28 (type EXCL)
lola: time limit : 510 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 25 (type EXCL)
lola: time limit : 595 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 2/595

Time elapsed: 32 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 7/595

Time elapsed: 37 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
25 CTL EXCL 12/595

Time elapsed: 42 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 25 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 19 (type EXCL)
lola: time limit : 711 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL)
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 13 (type EXCL)
lola: time limit : 889 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 5/889

Time elapsed: 47 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 10/889

Time elapsed: 52 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 15/889

Time elapsed: 57 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 20/889

Time elapsed: 62 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 25/889

Time elapsed: 67 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 30/889

Time elapsed: 72 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 35/889

Time elapsed: 77 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 40/889

Time elapsed: 82 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 45/889

Time elapsed: 87 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 50/889

Time elapsed: 92 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 55/889

Time elapsed: 97 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL)
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-04:
StigmergyElection-PT-05b-CTLFireability-11:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 102 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL)
lola: time limit : 1166 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 7 (type EXCL)
lola: time limit : 1749 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 34 (type EXCL)
lola: time limit : 3498 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL)
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 107 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 112 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 117 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 122 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 127 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 132 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 137 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 142 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 147 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 152 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 157 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 162 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 167 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 172 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 177 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 182 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 187 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 192 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 197 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 202 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 207 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 212 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 217 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 222 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 227 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 232 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 237 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 242 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 247 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 252 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 257 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 262 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 267 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 272 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 277 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 282 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 287 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 292 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 297 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 302 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 307 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 312 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 317 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 322 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 327 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 332 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 337 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 342 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 347 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 352 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 357 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 362 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 367 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 372 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 377 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 382 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 387 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 392 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 397 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 402 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 407 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 412 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 417 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 422 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 427 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 432 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 437 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 442 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 447 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 452 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 457 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 462 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 467 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 472 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 477 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 482 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 487 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 492 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 497 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 502 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 507 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 512 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 517 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 522 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 527 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 532 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 537 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 542 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 547 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 552 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 557 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 562 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 567 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 572 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 577 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 582 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 587 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 592 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 597 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 602 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 607 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 612 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 617 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 622 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 627 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 632 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 637 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 642 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 647 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 652 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 657 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 662 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 667 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 672 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 677 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 682 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 687 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 692 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 697 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 702 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 707 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 712 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 717 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 722 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 727 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 732 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 737 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 742 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 747 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 752 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 757 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 762 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 767 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 772 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 777 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 782 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 787 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 792 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 797 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 802 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 807 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 812 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 817 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 822 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 827 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 832 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 837 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 842 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 847 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 852 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 857 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 862 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 867 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 872 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 877 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 882 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 887 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 892 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 897 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 902 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 907 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 912 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 917 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 922 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 927 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 932 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 937 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 942 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 947 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 952 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 957 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 962 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 967 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 972 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 977 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 982 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 987 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 992 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 997 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1002 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1007 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1012 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1017 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1022 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1027 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1032 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1037 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1042 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1047 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1052 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1057 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1062 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1067 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1072 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1077 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1082 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1087 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1092 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1097 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1102 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1107 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1112 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1117 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1122 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1127 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1132 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1137 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1142 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1147 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1152 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1157 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1162 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1167 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1172 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1177 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1182 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1187 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1192 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1197 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1202 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1207 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1212 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1217 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1222 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1227 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1232 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1237 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1242 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1247 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1252 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1257 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1262 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1267 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1272 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1277 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1282 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1287 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1292 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1297 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1302 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1307 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1312 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1317 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1322 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1327 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1332 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1337 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1342 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1347 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1352 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1357 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1362 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1367 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1372 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1377 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1382 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1387 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1392 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1397 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1402 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1407 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1412 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1417 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1422 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1427 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1432 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1437 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1442 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1447 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1452 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1457 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1462 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1467 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1472 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1477 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1482 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1487 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1492 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1497 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1502 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1507 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1512 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1517 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1522 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1527 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1532 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1537 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1542 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1547 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1552 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1557 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1562 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1567 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1572 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1577 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1582 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1587 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1592 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1597 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1602 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1607 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1612 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1617 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1622 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1627 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1632 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1637 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1642 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1647 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1652 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1657 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1662 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1667 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1672 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1677 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1682 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1687 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1692 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1697 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1702 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1707 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1712 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1717 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1722 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1727 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1732 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1737 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1742 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1747 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1752 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1757 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1762 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1767 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1772 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1777 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1782 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1787 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1792 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1797 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1802 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1807 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1812 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1817 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1822 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1827 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1832 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1837 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1842 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1847 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1852 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1857 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1862 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1867 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1872 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1877 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1882 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1887 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1892 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1897 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1902 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1907 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1912 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1917 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1922 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1927 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1932 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1937 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1942 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1947 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1952 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1957 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1962 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1967 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1972 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1977 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1982 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1987 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1992 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1997 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2002 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2007 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2012 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2017 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2022 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2027 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2032 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2037 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2042 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2047 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2052 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2057 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2062 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2067 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2072 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2077 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2082 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2087 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2092 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2097 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2102 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2107 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2112 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2117 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2122 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2127 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2132 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2137 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2142 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2147 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2152 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2157 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2162 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2167 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2172 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2177 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2182 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2187 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2192 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2197 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2202 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2207 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2212 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2217 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2222 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2227 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2232 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2237 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2242 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2247 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2252 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2257 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2262 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2267 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2272 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2277 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2282 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2287 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2292 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2297 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2302 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2307 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2312 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2317 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2322 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2327 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2332 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2337 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2342 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2347 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2352 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2357 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2362 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2367 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2372 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2377 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2382 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2387 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2392 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2397 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2402 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2407 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2412 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2417 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2422 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2427 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2432 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2437 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2442 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2447 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2452 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2457 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2462 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2467 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2472 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2477 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2482 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2487 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2492 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2497 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2502 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2507 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2512 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2517 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2522 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2527 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2532 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2537 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2542 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2547 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2552 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2557 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2562 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2567 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2572 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2577 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2582 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2587 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2592 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2597 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2602 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2607 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2612 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2617 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2622 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2627 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2632 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2637 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2642 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2647 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2652 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2657 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2662 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2667 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2672 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2677 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2682 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2687 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2692 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2697 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2702 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2707 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2712 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2717 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2722 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2727 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2732 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2737 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2742 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2747 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2752 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2757 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2762 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2767 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2772 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2777 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2782 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2787 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2792 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2797 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2802 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2807 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2812 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2817 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2822 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2827 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2832 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2837 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2842 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2847 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2852 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2857 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2862 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2867 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2872 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2877 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2882 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2887 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2892 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2897 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2902 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2907 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2912 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2917 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2922 secs. Pages
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
StigmergyElection-PT-05b-CTLFireability-00:
StigmergyElection-PT-05b-CTLFireability-01:
StigmergyElection-PT-05b-CTLFireability-02:
StigmergyElection-PT-05b-CTLFireability-03:
StigmergyElection-PT-05b-CTLFireability-05: INITIAL
StigmergyElection-PT-05b-CTLFireability-06:
StigmergyElection-PT-05b-CTLFireability-07:
StigmergyElection-PT-05b-CTLFireability-08:
StigmergyElection-PT-05b-CTLFireability-09:
StigmergyElection-PT-05b-CTLFireability-10:
StigmergyElection-PT-05b-CTLFireability-11:
StigmergyElection-PT-05b-CTLFireability-12:
StigmergyElection-PT-05b-CTLFireability-13:
StigmergyElection-PT-05b-CTLFireability-14:
StigmergyElection-PT-05b-CTLFireability-15:

PENDING FORMULAS: CATEGORY
StigmergyElection-PT-05b-CTLFireability-04:

TASK CATEGORY TYPE TIME/TLIMIT

========== file over 1MB has been
retrieve it from the run archives if needed
-167912646600610.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ssh) ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. ================================================ examination is CTLFireability 0610 ========================== 16:30 CTLCardinality.txt 16:30 CTLCardinality.xml 16:29 CTLFireability.txt 16:29 CTLFireability.xml 17:14 LTLCardinality.txt 17:14 LTLCardinality.xml 17:14 LTLFireability.txt 17:14 LTLFireability.xml 16:30 ReachabilityCardinality.txt 16:30 ReachabilityCardinality.xml 16:30 ReachabilityFireability.txt 16:30 ReachabilityFireability.xml 17:14 UpperBounds.txt 17:14 UpperBounds.xml 18:23 equiv_col 18:23 instance 18:23 iscolored 18:23 model.pnml by BenchKit (invocation template) result vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N ola/bin/ FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT after 3600 seconds n/model.pnml net /model.pnml ution/CTLFireability.xml rite.k:317 rite.k:325 rite.k:328 rite.k:296 rite.k:296 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:250 rite.k:253 rite.k:96 rite.k:117 rite.k:138 rite.k:96 rite.k:138 rite.k:317 rite.k:322 rite.k:331 rite.k:296 rite.k:284 rite.k:478 rite.k:96 rite.k:120 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:314 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:296 rite.k:96 rite.k:121 rite.k:317 rite.k:325 rite.k:334 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:553 rite.k:322 rite.k:331 rite.k:317 rite.k:325 rite.k:331 rite.k:296 rite.k:325 rite.k:337 rite.k:296 rite.k:296 rite.k:397 rite.k:98 rite.k:153 rite.k:147 rite.k:325 rite.k:331 rite.k:296 rite.k:96 rite.k:250 rite.k:116 rite.k:116 rite.k:156 rite.k:150 rite.k:115 rite.k:162 rite.k:147 rite.k:391 rite.k:391 rite.k:322 rite.k:334 rite.k:322 rite.k:331 rite.k:296 rite.k:325 rite.k:331 rite.k:296 rite.k:388 rite.k:322 rite.k:328 rite.k:296 rite.k:397 rite.k:469 rite.k:325 rite.k:328 rite.k:296 rite.k:391 rite.k:322 rite.k:331 rite.k:299 rite.k:96 rite.k:116 rite.k:281 rite.k:159 rite.k:150 rite.k:278 rite.k:121 rite.k:325 rite.k:328 rite.k:322 rite.k:331 rite.k:296 rite.k:317 rite.k:325 rite.k:337 rite.k:317 rite.k:296 rite.k:325 rite.k:331 rite.k:296 rite.k:322 rite.k:331 rite.k:325 rite.k:328 rite.k:299 rite.k:322 rite.k:328 rite.k:322 rite.k:331 rite.k:317 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:322 rite.k:337 rite.k:296 rite.k:296 rite.k:322 rite.k:331 rite.k:296 rite.k:96 rite.k:156 rite.k:150 rite.k:120 rite.k:314 rite.k:296 rite.k:325 rite.k:328 rite.k:299 rite.k:325 rite.k:331 rite.k:296 rite.k:253 rite.k:250 rite.k:550 rite.k:550 rite.k:317 rite.k:296 rite.k:325 rite.k:334 rite.k:296 rite.k:250 rite.k:96 rite.k:162 rite.k:147 rite.k:179 rite.k:150 rite.k:253 rite.k:120 rite.k:250 rite.k:445 rite.k:451 rite.k:451 places removed for 15 StigmergyElection-PT-05b-CTLFireability-05 for StigmergyElection-PT-05b-CTLFireability-05 rite.k:814 rite.k:811 rite.k:811 rite.k:811 rite.k:809 for 0 StigmergyElection-PT-05b-CTLFireability-00 for StigmergyElection-PT-05b-CTLFireability-00 84 160 0.000000 1 for 3 StigmergyElection-PT-05b-CTLFireability-01 for StigmergyElection-PT-05b-CTLFireability-01 36 73 0.000000 1 rite.k:810 rite.k:808 rite.k:806 rite.k:811 rite.k:813 rite.k:808 rite.k:814 rite.k:808 rite.k:808 rite.k:809 rite.k:813 rite.k:811 rite.k:811 rite.k:806 rite.k:810 rite.k:815 rite.k:812 rite.k:810 rite.k:814 rite.k:807 rite.k:807 rite.k:809 for 36 StigmergyElection-PT-05b-CTLFireability-12 rite.k:813 rite.k:811 rite.k:808 rite.k:815 rite.k:810 rite.k:808 rite.k:806 rite.k:715 rite.k:715 rite.k:809 rite.k:811 rite.k:812 rite.k:808 rite.k:813 rite.k:811 rite.k:812 rite.k:808 rite.k:813 rite.k:811 rite.k:812 rite.k:807 rite.k:813 rite.k:815 rite.k:808 rite.k:809 rite.k:813 rite.k:812 rite.k:809 rite.k:809 rite.k:754 rite.k:787 rite.k:813 rite.k:809 rite.k:815 rite.k:807 rite.k:806 rite.k:807 rite.k:808 rite.k:814 rite.k:806 rite.k:812 rite.k:806 rite.k:812 rite.k:814 rite.k:813 rite.k:814 rite.k:721 rite.k:788 rite.k:711 rite.k:806 rite.k:812 rite.k:811 rite.k:806 rite.k:711 rite.k:711 rite.k:711 rite.k:711 rite.k:711 for 30 StigmergyElection-PT-05b-CTLFireability-10 for 30 StigmergyElection-PT-05b-CTLFireability-10 rite.k:711 for 30 StigmergyElection-PT-05b-CTLFireability-10 rite.k:711 rite.k:711 rite.k:711 rite.k:721 rite.k:788 rite.k:721 rite.k:788 for StigmergyElection-PT-05b-CTLFireability-10 2 1 0.000000 0 for StigmergyElection-PT-05b-CTLFireability-10 (obsolete) for StigmergyElection-PT-05b-CTLFireability-10 (obsolete) for 57 StigmergyElection-PT-05b-CTLFireability-15 for 57 StigmergyElection-PT-05b-CTLFireability-15 for 57 StigmergyElection-PT-05b-CTLFireability-15 for StigmergyElection-PT-05b-CTLFireability-10 0.000000 1 rite.k:711 for StigmergyElection-PT-05b-CTLFireability-15 14 1 0.000000 0 for StigmergyElection-PT-05b-CTLFireability-15 (obsolete) for StigmergyElection-PT-05b-CTLFireability-15 (obsolete) for 21 StigmergyElection-PT-05b-CTLFireability-07 for 21 StigmergyElection-PT-05b-CTLFireability-07 for 21 StigmergyElection-PT-05b-CTLFireability-07 rite.k:721 rite.k:788 for StigmergyElection-PT-05b-CTLFireability-07 0.000000 1 for StigmergyElection-PT-05b-CTLFireability-15 0.000000 1 for StigmergyElection-PT-05b-CTLFireability-07 2 1 0.000000 0 for StigmergyElection-PT-05b-CTLFireability-07 (obsolete) ecution/CTLFireability-69.sara. ecution/CTLFireability-76.sara. ecution/CTLFireability-67.sara. is non-deterministic is non-deterministic is non-deterministic for StigmergyElection-PT-05b-CTLFireability-10 for StigmergyElection-PT-05b-CTLFireability-15 for StigmergyElection-PT-05b-CTLFireability-07 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing AG false findpath EF true findpath DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EXEG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EXEG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 4 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 StigmergyElection-PT-05b-CTLFireability-12 372372 m, 74474 m/sec, 3296080 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing AG false findpath EF true findpath DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EXEG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EXEG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 4 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 StigmergyElection-PT-05b-CTLFireability-12 838475 m, 93220 m/sec, 7741878 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing AG false findpath EF true findpath DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EXEG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EXEG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 4 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 StigmergyElection-PT-05b-CTLFireability-12 1359446 m, 104194 m/sec, 12864827 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing AG false findpath EF true findpath DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EXEG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EXEG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 4 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 StigmergyElection-PT-05b-CTLFireability-12 1827984 m, 93707 m/sec, 17775312 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing AG false findpath EF true findpath DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EXEG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EXEG 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CONJ 0 4 0 0 4 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 StigmergyElection-PT-05b-CTLFireability-12 2283281 m, 91059 m/sec, 22344388 t fired, . for StigmergyElection-PT-05b-CTLFireability-12 2525922 24960024 27.000000 11 for 39 StigmergyElection-PT-05b-CTLFireability-13 for StigmergyElection-PT-05b-CTLFireability-13 0.000000 1 for 54 StigmergyElection-PT-05b-CTLFireability-14 for StigmergyElection-PT-05b-CTLFireability-14 3731 4242 0.000000 1 for 39 StigmergyElection-PT-05b-CTLFireability-13 for StigmergyElection-PT-05b-CTLFireability-13 221 442 0.000000 1 for 27 StigmergyElection-PT-05b-CTLFireability-09 for StigmergyElection-PT-05b-CTLFireability-09 84 83 0.000000 1 for 24 StigmergyElection-PT-05b-CTLFireability-08 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing AG false findpath EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EXEG 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 StigmergyElection-PT-05b-CTLFireability-08 67568 m, 13513 m/sec, 517020 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing AG false findpath EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EXEG 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 StigmergyElection-PT-05b-CTLFireability-08 249621 m, 36410 m/sec, 1974302 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing AG false findpath EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 EXEG 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 StigmergyElection-PT-05b-CTLFireability-08 425480 m, 35171 m/sec, 3363652 t fired, . for StigmergyElection-PT-05b-CTLFireability-08 458169 3528141 12.000000 3 for 18 StigmergyElection-PT-05b-CTLFireability-06 for StigmergyElection-PT-05b-CTLFireability-06 126 125 0.000000 1 for 12 StigmergyElection-PT-05b-CTLFireability-04 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 StigmergyElection-PT-05b-CTLFireability-04 473031 m, 94606 m/sec, 1229732 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 StigmergyElection-PT-05b-CTLFireability-04 1110631 m, 127520 m/sec, 2721270 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 StigmergyElection-PT-05b-CTLFireability-04 1618008 m, 101475 m/sec, 4205927 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 StigmergyElection-PT-05b-CTLFireability-04 2153703 m, 107139 m/sec, 5743674 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 StigmergyElection-PT-05b-CTLFireability-04 2642079 m, 97675 m/sec, 7224129 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 StigmergyElection-PT-05b-CTLFireability-04 3101605 m, 91905 m/sec, 8696219 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 StigmergyElection-PT-05b-CTLFireability-04 3632111 m, 106101 m/sec, 10144975 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 StigmergyElection-PT-05b-CTLFireability-04 4123944 m, 98366 m/sec, 11630816 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 StigmergyElection-PT-05b-CTLFireability-04 4650329 m, 105277 m/sec, 13083364 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 StigmergyElection-PT-05b-CTLFireability-04 5117079 m, 93350 m/sec, 14474060 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 StigmergyElection-PT-05b-CTLFireability-04 5699355 m, 116455 m/sec, 15813178 t fired, . for StigmergyElection-PT-05b-CTLFireability-04 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 for 9 StigmergyElection-PT-05b-CTLFireability-03 for StigmergyElection-PT-05b-CTLFireability-03 222 449 0.000000 1 for 6 StigmergyElection-PT-05b-CTLFireability-02 for StigmergyElection-PT-05b-CTLFireability-02 234 470 0.000000 1 for 33 StigmergyElection-PT-05b-CTLFireability-11 for StigmergyElection-PT-05b-CTLFireability-11 43 45 0.000000 1 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 32 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker CTL false CTL model checker false preprocessing EXEG true state space /EXEG AG false findpath CTL true CTL model checker EXEG true state space /EXEG EF true findpath CTL false CTL model checker CTL true CTL model checker CONJ false CTL model checker CTL false CTL model checker DISJ true findpath IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS truncated ======

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyElection-PT-05b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is StigmergyElection-PT-05b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r454-smll-167912646600610"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyElection-PT-05b.tgz
mv StigmergyElection-PT-05b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;