fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r454-smll-167912646600578
Last Updated
May 14, 2023

About the Execution of LoLA for StigmergyElection-PT-03b

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1799.268 181018.00 179958.00 758.10 TFTF?FFTTFFT?FFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r454-smll-167912646600578.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is StigmergyElection-PT-03b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r454-smll-167912646600578
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 5.9K Feb 26 16:27 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K Feb 26 16:27 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 26 16:27 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 16:27 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:14 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 17:14 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:14 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 17:14 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 16:28 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Feb 26 16:28 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Feb 26 16:28 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 82K Feb 26 16:28 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:14 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 117K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-00
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-01
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-02
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-03
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-04
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-05
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-06
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-07
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-08
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-09
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-10
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-11
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-12
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-13
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-14
FORMULA_NAME StigmergyElection-PT-03b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679436064268

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyElection-PT-03b
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT StigmergyElection-PT-03b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA StigmergyElection-PT-03b-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679436245286

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 54 (type EXCL) for 21 StigmergyElection-PT-03b-CTLFireability-07
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 52 (type FNDP) for 21 StigmergyElection-PT-03b-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 21 StigmergyElection-PT-03b-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type SRCH) for 21 StigmergyElection-PT-03b-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 54 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-07
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 52 (type FNDP) for StigmergyElection-PT-03b-CTLFireability-07 (obsolete)
lola: CANCELED task # 53 (type EQUN) for StigmergyElection-PT-03b-CTLFireability-07 (obsolete)
lola: CANCELED task # 55 (type SRCH) for StigmergyElection-PT-03b-CTLFireability-07 (obsolete)
lola: FINISHED task # 55 (type SRCH) for StigmergyElection-PT-03b-CTLFireability-07
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 52 (type FNDP) for StigmergyElection-PT-03b-CTLFireability-07
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/CTLFireability-53.sara.
sara: place or transition ordering is non-deterministic

lola: LAUNCH task # 16 (type EXCL) for 15 StigmergyElection-PT-03b-CTLFireability-05
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EQUN) for StigmergyElection-PT-03b-CTLFireability-07
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 16 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-05
lola: result : false
lola: markings : 85931
lola: fired transitions : 128793
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 StigmergyElection-PT-03b-CTLFireability-13
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-13
lola: result : false
lola: markings : 641048
lola: fired transitions : 1516313
lola: time used : 4.000000
lola: memory pages used : 3
lola: LAUNCH task # 41 (type EXCL) for 40 StigmergyElection-PT-03b-CTLFireability-12
lola: time limit : 256 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 0/256 1/32 StigmergyElection-PT-03b-CTLFireability-12 76738 m, 15347 m/sec, 222263 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/256 4/32 StigmergyElection-PT-03b-CTLFireability-12 647702 m, 114192 m/sec, 2320446 t fired, .

Time elapsed: 10 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/256 6/32 StigmergyElection-PT-03b-CTLFireability-12 1183951 m, 107249 m/sec, 4338515 t fired, .

Time elapsed: 15 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/256 9/32 StigmergyElection-PT-03b-CTLFireability-12 1695111 m, 102232 m/sec, 6306768 t fired, .

Time elapsed: 20 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/256 11/32 StigmergyElection-PT-03b-CTLFireability-12 2146175 m, 90212 m/sec, 8098359 t fired, .

Time elapsed: 25 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/256 13/32 StigmergyElection-PT-03b-CTLFireability-12 2613201 m, 93405 m/sec, 9946211 t fired, .

Time elapsed: 30 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/256 15/32 StigmergyElection-PT-03b-CTLFireability-12 3060974 m, 89554 m/sec, 11748676 t fired, .

Time elapsed: 35 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 35/256 17/32 StigmergyElection-PT-03b-CTLFireability-12 3497072 m, 87219 m/sec, 13453461 t fired, .

Time elapsed: 40 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 40/256 19/32 StigmergyElection-PT-03b-CTLFireability-12 3919338 m, 84453 m/sec, 15100216 t fired, .

Time elapsed: 45 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 45/256 21/32 StigmergyElection-PT-03b-CTLFireability-12 4401337 m, 96399 m/sec, 16983491 t fired, .

Time elapsed: 50 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 50/256 23/32 StigmergyElection-PT-03b-CTLFireability-12 4821076 m, 83947 m/sec, 18703944 t fired, .

Time elapsed: 55 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 55/256 25/32 StigmergyElection-PT-03b-CTLFireability-12 5275885 m, 90961 m/sec, 20491348 t fired, .

Time elapsed: 60 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 60/256 27/32 StigmergyElection-PT-03b-CTLFireability-12 5687425 m, 82308 m/sec, 22070010 t fired, .

Time elapsed: 65 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 65/256 28/32 StigmergyElection-PT-03b-CTLFireability-12 6040028 m, 70520 m/sec, 23512658 t fired, .

Time elapsed: 70 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 70/256 30/32 StigmergyElection-PT-03b-CTLFireability-12 6368348 m, 65664 m/sec, 24836491 t fired, .

Time elapsed: 75 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 75/256 32/32 StigmergyElection-PT-03b-CTLFireability-12 6795726 m, 85475 m/sec, 26504937 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 StigmergyElection-PT-03b-CTLFireability-11
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-11
lola: result : true
lola: markings : 130
lola: fired transitions : 130
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 27 StigmergyElection-PT-03b-CTLFireability-09
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-09
lola: result : false
lola: markings : 50
lola: fired transitions : 99
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 27 StigmergyElection-PT-03b-CTLFireability-09
lola: time limit : 319 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-09
lola: result : false
lola: markings : 1044
lola: fired transitions : 1094
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 StigmergyElection-PT-03b-CTLFireability-08
lola: time limit : 351 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-08
lola: result : true
lola: markings : 142
lola: fired transitions : 143
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 StigmergyElection-PT-03b-CTLFireability-06
lola: time limit : 390 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-06
lola: result : false
lola: markings : 429
lola: fired transitions : 571
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 StigmergyElection-PT-03b-CTLFireability-04
lola: time limit : 439 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/439 3/32 StigmergyElection-PT-03b-CTLFireability-04 494906 m, 98981 m/sec, 2232834 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/439 5/32 StigmergyElection-PT-03b-CTLFireability-04 916925 m, 84403 m/sec, 4273204 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/439 7/32 StigmergyElection-PT-03b-CTLFireability-04 1327873 m, 82189 m/sec, 6239520 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/439 9/32 StigmergyElection-PT-03b-CTLFireability-04 1751558 m, 84737 m/sec, 8269729 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/439 11/32 StigmergyElection-PT-03b-CTLFireability-04 2118211 m, 73330 m/sec, 10109974 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/439 12/32 StigmergyElection-PT-03b-CTLFireability-04 2496934 m, 75744 m/sec, 12004412 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/439 14/32 StigmergyElection-PT-03b-CTLFireability-04 2863813 m, 73375 m/sec, 13850513 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/439 16/32 StigmergyElection-PT-03b-CTLFireability-04 3241828 m, 75603 m/sec, 15708836 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/439 17/32 StigmergyElection-PT-03b-CTLFireability-04 3574881 m, 66610 m/sec, 17325875 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/439 19/32 StigmergyElection-PT-03b-CTLFireability-04 3933983 m, 71820 m/sec, 19090676 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/439 20/32 StigmergyElection-PT-03b-CTLFireability-04 4321669 m, 77537 m/sec, 20998284 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/439 22/32 StigmergyElection-PT-03b-CTLFireability-04 4695277 m, 74721 m/sec, 22865512 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/439 24/32 StigmergyElection-PT-03b-CTLFireability-04 5023214 m, 65587 m/sec, 24525913 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 70/439 25/32 StigmergyElection-PT-03b-CTLFireability-04 5406793 m, 76715 m/sec, 26367119 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 75/439 27/32 StigmergyElection-PT-03b-CTLFireability-04 5743286 m, 67298 m/sec, 27998822 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 80/439 28/32 StigmergyElection-PT-03b-CTLFireability-04 6026945 m, 56731 m/sec, 29463109 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 85/439 29/32 StigmergyElection-PT-03b-CTLFireability-04 6301283 m, 54867 m/sec, 30838637 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 90/439 31/32 StigmergyElection-PT-03b-CTLFireability-04 6594588 m, 58661 m/sec, 32311157 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-03b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-03b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-03b-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 StigmergyElection-PT-03b-CTLFireability-03
lola: time limit : 488 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-03
lola: result : false
lola: markings : 142
lola: fired transitions : 284
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 StigmergyElection-PT-03b-CTLFireability-02
lola: time limit : 570 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-02
lola: result : true
lola: markings : 440
lola: fired transitions : 1439
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 StigmergyElection-PT-03b-CTLFireability-01
lola: time limit : 684 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-01
lola: result : false
lola: markings : 2031
lola: fired transitions : 2164
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 StigmergyElection-PT-03b-CTLFireability-00
lola: time limit : 855 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-00
lola: result : true
lola: markings : 68
lola: fired transitions : 139
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 StigmergyElection-PT-03b-CTLFireability-15
lola: time limit : 1140 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-15
lola: result : true
lola: markings : 11097
lola: fired transitions : 41717
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 StigmergyElection-PT-03b-CTLFireability-14
lola: time limit : 1710 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-14
lola: result : false
lola: markings : 167
lola: fired transitions : 568
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 StigmergyElection-PT-03b-CTLFireability-10
lola: time limit : 3420 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for StigmergyElection-PT-03b-CTLFireability-10
lola: result : false
lola: markings : 64862
lola: fired transitions : 261471
lola: time used : 1.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-CTLFireability-00: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-01: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-02: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-03: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-04: CTL unknown AGGR
StigmergyElection-PT-03b-CTLFireability-05: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-06: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-07: EF true state space
StigmergyElection-PT-03b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-09: DISJ false DISJ
StigmergyElection-PT-03b-CTLFireability-10: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-11: CTL true CTL model checker
StigmergyElection-PT-03b-CTLFireability-12: CTL unknown AGGR
StigmergyElection-PT-03b-CTLFireability-13: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-03b-CTLFireability-15: AGEF true tscc_search


Time elapsed: 181 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyElection-PT-03b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is StigmergyElection-PT-03b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r454-smll-167912646600578"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyElection-PT-03b.tgz
mv StigmergyElection-PT-03b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;