About the Execution of LoLA for StigmergyCommit-PT-10a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 11024.172 | 2380384.00 | 2509284.00 | 7268.20 | ??TTT?F???FFF?FT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r454-smll-167912646500522.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is StigmergyCommit-PT-10a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r454-smll-167912646500522
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 155M
-rw-r--r-- 1 mcc users 7.6K Feb 26 11:13 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K Feb 26 11:13 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K Feb 26 11:09 CTLFireability.txt
-rw-r--r-- 1 mcc users 38K Feb 26 11:09 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:13 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:13 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 17:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:13 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 11:23 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Feb 26 11:23 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 26 11:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 11:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:13 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:13 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 155M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-00
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-01
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-02
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-03
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-04
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-05
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-06
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-07
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-08
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-09
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-10
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-11
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-12
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-13
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-14
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679415329471
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyCommit-PT-10a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT StigmergyCommit-PT-10a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA StigmergyCommit-PT-10a-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-10a-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679417709855
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 98 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 103 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 108 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 113 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 118 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 123 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 128 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 133 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 138 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 143 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 148 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 153 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 158 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 163 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 168 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 173 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 178 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 183 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 188 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 193 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 198 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 203 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 208 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 213 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 218 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 223 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 228 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 233 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 238 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 10.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 243 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 7.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 248 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 253 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 60 (type EXCL) for 12 StigmergyCommit-PT-10a-CTLFireability-04
lola: time limit : 152 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-04
lola: result : true
lola: markings : 2048
lola: fired transitions : 11264
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 9 StigmergyCommit-PT-10a-CTLFireability-03
lola: time limit : 159 sec
lola: memory limit: 32 pages
lola: Created skeleton in 3.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 LTL EXCL 4/167 1/32 StigmergyCommit-PT-10a-CTLFireability-03 53593 m, 10718 m/sec, 698886 t fired, .
Time elapsed: 258 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 3.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 1 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 LTL EXCL 9/185 1/32 StigmergyCommit-PT-10a-CTLFireability-03 130157 m, 15312 m/sec, 1671501 t fired, .
Time elapsed: 263 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 LTL EXCL 14/185 2/32 StigmergyCommit-PT-10a-CTLFireability-03 228886 m, 19745 m/sec, 3160977 t fired, .
Time elapsed: 268 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 LTL EXCL 19/185 3/32 StigmergyCommit-PT-10a-CTLFireability-03 326534 m, 19529 m/sec, 4702175 t fired, .
Time elapsed: 273 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 61 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-03
lola: result : true
lola: markings : 356439
lola: fired transitions : 5211862
lola: time used : 21.000000
lola: memory pages used : 3
lola: LAUNCH task # 63 (type EXCL) for 50 StigmergyCommit-PT-10a-CTLFireability-14
lola: time limit : 195 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-14
lola: result : true
lola: markings : 69
lola: fired transitions : 68
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 StigmergyCommit-PT-10a-CTLFireability-13
lola: time limit : 221 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 3/221 1/32 StigmergyCommit-PT-10a-CTLFireability-13 96160 m, 19232 m/sec, 512403 t fired, .
Time elapsed: 278 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 8/221 2/32 StigmergyCommit-PT-10a-CTLFireability-13 249633 m, 30694 m/sec, 1444312 t fired, .
Time elapsed: 283 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 13/221 2/32 StigmergyCommit-PT-10a-CTLFireability-13 404659 m, 31005 m/sec, 2376767 t fired, .
Time elapsed: 288 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 18/221 3/32 StigmergyCommit-PT-10a-CTLFireability-13 554796 m, 30027 m/sec, 3406959 t fired, .
Time elapsed: 293 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 23/221 4/32 StigmergyCommit-PT-10a-CTLFireability-13 701458 m, 29332 m/sec, 4433367 t fired, .
Time elapsed: 298 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 28/221 4/32 StigmergyCommit-PT-10a-CTLFireability-13 866684 m, 33045 m/sec, 5541187 t fired, .
Time elapsed: 303 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 33/221 5/32 StigmergyCommit-PT-10a-CTLFireability-13 1036699 m, 34003 m/sec, 6736446 t fired, .
Time elapsed: 308 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 38/221 6/32 StigmergyCommit-PT-10a-CTLFireability-13 1206193 m, 33898 m/sec, 7863783 t fired, .
Time elapsed: 313 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 43/221 6/32 StigmergyCommit-PT-10a-CTLFireability-13 1371614 m, 33084 m/sec, 9032276 t fired, .
Time elapsed: 318 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 48/221 7/32 StigmergyCommit-PT-10a-CTLFireability-13 1540145 m, 33706 m/sec, 10172210 t fired, .
Time elapsed: 323 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 53/221 8/32 StigmergyCommit-PT-10a-CTLFireability-13 1710883 m, 34147 m/sec, 11357539 t fired, .
Time elapsed: 328 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 58/221 8/32 StigmergyCommit-PT-10a-CTLFireability-13 1869400 m, 31703 m/sec, 12472158 t fired, .
Time elapsed: 333 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 63/221 9/32 StigmergyCommit-PT-10a-CTLFireability-13 2038983 m, 33916 m/sec, 13608194 t fired, .
Time elapsed: 338 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 68/221 10/32 StigmergyCommit-PT-10a-CTLFireability-13 2202146 m, 32632 m/sec, 14752554 t fired, .
Time elapsed: 343 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 73/221 11/32 StigmergyCommit-PT-10a-CTLFireability-13 2340269 m, 27624 m/sec, 15665797 t fired, .
Time elapsed: 348 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 78/221 11/32 StigmergyCommit-PT-10a-CTLFireability-13 2481390 m, 28224 m/sec, 16661832 t fired, .
Time elapsed: 353 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 83/221 12/32 StigmergyCommit-PT-10a-CTLFireability-13 2620565 m, 27835 m/sec, 17637105 t fired, .
Time elapsed: 358 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 88/221 12/32 StigmergyCommit-PT-10a-CTLFireability-13 2769167 m, 29720 m/sec, 18778873 t fired, .
Time elapsed: 363 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 93/221 13/32 StigmergyCommit-PT-10a-CTLFireability-13 2920583 m, 30283 m/sec, 20001188 t fired, .
Time elapsed: 368 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 98/221 14/32 StigmergyCommit-PT-10a-CTLFireability-13 3077543 m, 31392 m/sec, 21196644 t fired, .
Time elapsed: 373 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 103/221 14/32 StigmergyCommit-PT-10a-CTLFireability-13 3241967 m, 32884 m/sec, 22518048 t fired, .
Time elapsed: 378 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 108/221 15/32 StigmergyCommit-PT-10a-CTLFireability-13 3398569 m, 31320 m/sec, 23740453 t fired, .
Time elapsed: 383 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 113/221 16/32 StigmergyCommit-PT-10a-CTLFireability-13 3547855 m, 29857 m/sec, 24919082 t fired, .
Time elapsed: 388 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 118/221 16/32 StigmergyCommit-PT-10a-CTLFireability-13 3693016 m, 29032 m/sec, 26081499 t fired, .
Time elapsed: 393 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 123/221 17/32 StigmergyCommit-PT-10a-CTLFireability-13 3854338 m, 32264 m/sec, 27323773 t fired, .
Time elapsed: 398 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 128/221 18/32 StigmergyCommit-PT-10a-CTLFireability-13 4017085 m, 32549 m/sec, 28628067 t fired, .
Time elapsed: 403 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 133/221 18/32 StigmergyCommit-PT-10a-CTLFireability-13 4169672 m, 30517 m/sec, 29795497 t fired, .
Time elapsed: 408 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 138/221 19/32 StigmergyCommit-PT-10a-CTLFireability-13 4316748 m, 29415 m/sec, 30973506 t fired, .
Time elapsed: 413 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 143/221 20/32 StigmergyCommit-PT-10a-CTLFireability-13 4461838 m, 29018 m/sec, 32143775 t fired, .
Time elapsed: 418 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 148/221 20/32 StigmergyCommit-PT-10a-CTLFireability-13 4623303 m, 32293 m/sec, 33232463 t fired, .
Time elapsed: 423 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 153/221 21/32 StigmergyCommit-PT-10a-CTLFireability-13 4781835 m, 31706 m/sec, 34353153 t fired, .
Time elapsed: 428 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 159/221 22/32 StigmergyCommit-PT-10a-CTLFireability-13 4948371 m, 33307 m/sec, 35556607 t fired, .
Time elapsed: 434 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 164/221 22/32 StigmergyCommit-PT-10a-CTLFireability-13 5113483 m, 33022 m/sec, 36880585 t fired, .
Time elapsed: 439 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 169/221 23/32 StigmergyCommit-PT-10a-CTLFireability-13 5279393 m, 33182 m/sec, 38167776 t fired, .
Time elapsed: 444 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 174/221 24/32 StigmergyCommit-PT-10a-CTLFireability-13 5444758 m, 33073 m/sec, 39486043 t fired, .
Time elapsed: 449 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 179/221 24/32 StigmergyCommit-PT-10a-CTLFireability-13 5604821 m, 32012 m/sec, 40767475 t fired, .
Time elapsed: 454 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 184/221 25/32 StigmergyCommit-PT-10a-CTLFireability-13 5769392 m, 32914 m/sec, 42037039 t fired, .
Time elapsed: 459 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 189/221 26/32 StigmergyCommit-PT-10a-CTLFireability-13 5928168 m, 31755 m/sec, 43309743 t fired, .
Time elapsed: 464 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 194/221 27/32 StigmergyCommit-PT-10a-CTLFireability-13 6091910 m, 32748 m/sec, 44570392 t fired, .
Time elapsed: 469 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 199/221 27/32 StigmergyCommit-PT-10a-CTLFireability-13 6251834 m, 31984 m/sec, 45852935 t fired, .
Time elapsed: 474 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 204/221 28/32 StigmergyCommit-PT-10a-CTLFireability-13 6414393 m, 32511 m/sec, 47096778 t fired, .
Time elapsed: 479 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 209/221 29/32 StigmergyCommit-PT-10a-CTLFireability-13 6574630 m, 32047 m/sec, 48387370 t fired, .
Time elapsed: 484 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 214/221 29/32 StigmergyCommit-PT-10a-CTLFireability-13 6731113 m, 31296 m/sec, 49615006 t fired, .
Time elapsed: 489 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 219/221 30/32 StigmergyCommit-PT-10a-CTLFireability-13 6886581 m, 31093 m/sec, 50665344 t fired, .
Time elapsed: 494 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-13 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 1 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 499 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 StigmergyCommit-PT-10a-CTLFireability-12
lola: time limit : 221 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type EXCL) for 47 StigmergyCommit-PT-10a-CTLFireability-13
lola: time limit : 3101 sec
lola: memory limit: 5 pages
lola: FINISHED task # 45 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-12
lola: result : false
lola: markings : 70
lola: fired transitions : 71
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/221 1/5 StigmergyCommit-PT-10a-CTLFireability-13 129320 m, -1351452 m/sec, 713840 t fired, .
Time elapsed: 504 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/221 2/5 StigmergyCommit-PT-10a-CTLFireability-13 285374 m, 31210 m/sec, 1656397 t fired, .
Time elapsed: 509 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/221 2/5 StigmergyCommit-PT-10a-CTLFireability-13 434515 m, 29828 m/sec, 2562259 t fired, .
Time elapsed: 514 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/221 3/5 StigmergyCommit-PT-10a-CTLFireability-13 582539 m, 29604 m/sec, 3595926 t fired, .
Time elapsed: 519 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/221 4/5 StigmergyCommit-PT-10a-CTLFireability-13 731101 m, 29712 m/sec, 4646718 t fired, .
Time elapsed: 524 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/221 4/5 StigmergyCommit-PT-10a-CTLFireability-13 903614 m, 34502 m/sec, 5796538 t fired, .
Time elapsed: 529 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 35/221 5/5 StigmergyCommit-PT-10a-CTLFireability-13 1073991 m, 34075 m/sec, 6994096 t fired, .
Time elapsed: 534 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 539 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 StigmergyCommit-PT-10a-CTLFireability-11
lola: time limit : 235 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-11
lola: result : false
lola: markings : 69
lola: fired transitions : 137
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 34 StigmergyCommit-PT-10a-CTLFireability-10
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-10
lola: result : false
lola: markings : 4560
lola: fired transitions : 4634
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 34 StigmergyCommit-PT-10a-CTLFireability-10
lola: time limit : 278 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-10
lola: result : false
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 StigmergyCommit-PT-10a-CTLFireability-09
lola: time limit : 306 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/306 1/32 StigmergyCommit-PT-10a-CTLFireability-09 160967 m, 32193 m/sec, 837827 t fired, .
Time elapsed: 544 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/306 2/32 StigmergyCommit-PT-10a-CTLFireability-09 345931 m, 36992 m/sec, 1888447 t fired, .
Time elapsed: 549 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/306 3/32 StigmergyCommit-PT-10a-CTLFireability-09 548932 m, 40600 m/sec, 3119897 t fired, .
Time elapsed: 554 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/306 4/32 StigmergyCommit-PT-10a-CTLFireability-09 742045 m, 38622 m/sec, 4411729 t fired, .
Time elapsed: 559 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/306 5/32 StigmergyCommit-PT-10a-CTLFireability-09 943095 m, 40210 m/sec, 5756337 t fired, .
Time elapsed: 564 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/306 5/32 StigmergyCommit-PT-10a-CTLFireability-09 1146241 m, 40629 m/sec, 7044915 t fired, .
Time elapsed: 569 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/306 6/32 StigmergyCommit-PT-10a-CTLFireability-09 1340826 m, 38917 m/sec, 8360171 t fired, .
Time elapsed: 574 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/306 7/32 StigmergyCommit-PT-10a-CTLFireability-09 1535326 m, 38900 m/sec, 9650936 t fired, .
Time elapsed: 579 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/306 8/32 StigmergyCommit-PT-10a-CTLFireability-09 1728167 m, 38568 m/sec, 10990630 t fired, .
Time elapsed: 584 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/306 9/32 StigmergyCommit-PT-10a-CTLFireability-09 1929381 m, 40242 m/sec, 12235006 t fired, .
Time elapsed: 589 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 55/306 10/32 StigmergyCommit-PT-10a-CTLFireability-09 2109892 m, 36102 m/sec, 13480785 t fired, .
Time elapsed: 594 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 60/306 10/32 StigmergyCommit-PT-10a-CTLFireability-09 2291607 m, 36343 m/sec, 14635859 t fired, .
Time elapsed: 599 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 65/306 11/32 StigmergyCommit-PT-10a-CTLFireability-09 2472628 m, 36204 m/sec, 15810038 t fired, .
Time elapsed: 604 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 70/306 12/32 StigmergyCommit-PT-10a-CTLFireability-09 2660633 m, 37601 m/sec, 17049170 t fired, .
Time elapsed: 609 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 75/306 13/32 StigmergyCommit-PT-10a-CTLFireability-09 2855662 m, 39005 m/sec, 18495554 t fired, .
Time elapsed: 614 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 80/306 14/32 StigmergyCommit-PT-10a-CTLFireability-09 3049250 m, 38717 m/sec, 19932722 t fired, .
Time elapsed: 619 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 85/306 14/32 StigmergyCommit-PT-10a-CTLFireability-09 3238340 m, 37818 m/sec, 21438955 t fired, .
Time elapsed: 624 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 90/306 15/32 StigmergyCommit-PT-10a-CTLFireability-09 3437599 m, 39851 m/sec, 22855642 t fired, .
Time elapsed: 629 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 95/306 16/32 StigmergyCommit-PT-10a-CTLFireability-09 3624507 m, 37381 m/sec, 24308564 t fired, .
Time elapsed: 634 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 100/306 17/32 StigmergyCommit-PT-10a-CTLFireability-09 3814420 m, 37982 m/sec, 25753033 t fired, .
Time elapsed: 639 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 105/306 18/32 StigmergyCommit-PT-10a-CTLFireability-09 4004236 m, 37963 m/sec, 27233423 t fired, .
Time elapsed: 644 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 110/306 18/32 StigmergyCommit-PT-10a-CTLFireability-09 4198818 m, 38916 m/sec, 28648272 t fired, .
Time elapsed: 649 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 115/306 19/32 StigmergyCommit-PT-10a-CTLFireability-09 4384187 m, 37073 m/sec, 30080381 t fired, .
Time elapsed: 654 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 120/306 20/32 StigmergyCommit-PT-10a-CTLFireability-09 4570243 m, 37211 m/sec, 31409695 t fired, .
Time elapsed: 659 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 125/306 21/32 StigmergyCommit-PT-10a-CTLFireability-09 4751001 m, 36151 m/sec, 32681705 t fired, .
Time elapsed: 664 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 130/306 22/32 StigmergyCommit-PT-10a-CTLFireability-09 4939078 m, 37615 m/sec, 34034290 t fired, .
Time elapsed: 669 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 135/306 22/32 StigmergyCommit-PT-10a-CTLFireability-09 5126342 m, 37452 m/sec, 35540344 t fired, .
Time elapsed: 674 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 140/306 23/32 StigmergyCommit-PT-10a-CTLFireability-09 5316994 m, 38130 m/sec, 37011500 t fired, .
Time elapsed: 679 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 145/306 24/32 StigmergyCommit-PT-10a-CTLFireability-09 5506711 m, 37943 m/sec, 38502236 t fired, .
Time elapsed: 684 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 150/306 25/32 StigmergyCommit-PT-10a-CTLFireability-09 5696189 m, 37895 m/sec, 40000097 t fired, .
Time elapsed: 689 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 155/306 26/32 StigmergyCommit-PT-10a-CTLFireability-09 5880616 m, 36885 m/sec, 41471942 t fired, .
Time elapsed: 694 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 160/306 26/32 StigmergyCommit-PT-10a-CTLFireability-09 6067748 m, 37426 m/sec, 42759557 t fired, .
Time elapsed: 699 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 165/306 27/32 StigmergyCommit-PT-10a-CTLFireability-09 6243890 m, 35228 m/sec, 43937372 t fired, .
Time elapsed: 704 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 170/306 28/32 StigmergyCommit-PT-10a-CTLFireability-09 6435417 m, 38305 m/sec, 45196531 t fired, .
Time elapsed: 709 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 175/306 29/32 StigmergyCommit-PT-10a-CTLFireability-09 6624247 m, 37766 m/sec, 46641559 t fired, .
Time elapsed: 714 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 180/306 30/32 StigmergyCommit-PT-10a-CTLFireability-09 6816656 m, 38481 m/sec, 48075317 t fired, .
Time elapsed: 719 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 185/306 30/32 StigmergyCommit-PT-10a-CTLFireability-09 7006957 m, 38060 m/sec, 49528458 t fired, .
Time elapsed: 724 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 190/306 31/32 StigmergyCommit-PT-10a-CTLFireability-09 7198911 m, 38390 m/sec, 50940798 t fired, .
Time elapsed: 729 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 195/306 32/32 StigmergyCommit-PT-10a-CTLFireability-09 7383924 m, 37002 m/sec, 52375893 t fired, .
Time elapsed: 734 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 739 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 24 StigmergyCommit-PT-10a-CTLFireability-08
lola: time limit : 317 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/317 1/32 StigmergyCommit-PT-10a-CTLFireability-08 192821 m, 38564 m/sec, 1008102 t fired, .
Time elapsed: 744 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/317 2/32 StigmergyCommit-PT-10a-CTLFireability-08 378349 m, 37105 m/sec, 2069881 t fired, .
Time elapsed: 749 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/317 3/32 StigmergyCommit-PT-10a-CTLFireability-08 583273 m, 40984 m/sec, 3344697 t fired, .
Time elapsed: 754 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/317 4/32 StigmergyCommit-PT-10a-CTLFireability-08 781207 m, 39586 m/sec, 4646763 t fired, .
Time elapsed: 759 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/317 5/32 StigmergyCommit-PT-10a-CTLFireability-08 979259 m, 39610 m/sec, 6015142 t fired, .
Time elapsed: 764 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/317 6/32 StigmergyCommit-PT-10a-CTLFireability-08 1184831 m, 41114 m/sec, 7291652 t fired, .
Time elapsed: 769 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/317 6/32 StigmergyCommit-PT-10a-CTLFireability-08 1381471 m, 39328 m/sec, 8627611 t fired, .
Time elapsed: 774 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/317 7/32 StigmergyCommit-PT-10a-CTLFireability-08 1580743 m, 39854 m/sec, 9950127 t fired, .
Time elapsed: 779 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 45/317 8/32 StigmergyCommit-PT-10a-CTLFireability-08 1780829 m, 40017 m/sec, 11294863 t fired, .
Time elapsed: 784 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 50/317 9/32 StigmergyCommit-PT-10a-CTLFireability-08 1981931 m, 40220 m/sec, 12592574 t fired, .
Time elapsed: 789 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 55/317 10/32 StigmergyCommit-PT-10a-CTLFireability-08 2176382 m, 38890 m/sec, 13914988 t fired, .
Time elapsed: 794 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 60/317 11/32 StigmergyCommit-PT-10a-CTLFireability-08 2370651 m, 38853 m/sec, 15130842 t fired, .
Time elapsed: 799 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 65/317 11/32 StigmergyCommit-PT-10a-CTLFireability-08 2554940 m, 36857 m/sec, 16359563 t fired, .
Time elapsed: 804 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 70/317 12/32 StigmergyCommit-PT-10a-CTLFireability-08 2753559 m, 39723 m/sec, 17720427 t fired, .
Time elapsed: 809 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 75/317 13/32 StigmergyCommit-PT-10a-CTLFireability-08 2946133 m, 38514 m/sec, 19177616 t fired, .
Time elapsed: 814 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 80/317 14/32 StigmergyCommit-PT-10a-CTLFireability-08 3141529 m, 39079 m/sec, 20673289 t fired, .
Time elapsed: 819 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 85/317 15/32 StigmergyCommit-PT-10a-CTLFireability-08 3339513 m, 39596 m/sec, 22122085 t fired, .
Time elapsed: 824 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 90/317 16/32 StigmergyCommit-PT-10a-CTLFireability-08 3531004 m, 38298 m/sec, 23587275 t fired, .
Time elapsed: 829 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 95/317 16/32 StigmergyCommit-PT-10a-CTLFireability-08 3715913 m, 36981 m/sec, 25029819 t fired, .
Time elapsed: 834 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 100/317 17/32 StigmergyCommit-PT-10a-CTLFireability-08 3906895 m, 38196 m/sec, 26492052 t fired, .
Time elapsed: 839 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 105/317 18/32 StigmergyCommit-PT-10a-CTLFireability-08 4098008 m, 38222 m/sec, 27884541 t fired, .
Time elapsed: 844 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 110/317 19/32 StigmergyCommit-PT-10a-CTLFireability-08 4288366 m, 38071 m/sec, 29349203 t fired, .
Time elapsed: 849 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 115/317 20/32 StigmergyCommit-PT-10a-CTLFireability-08 4473046 m, 36936 m/sec, 30789759 t fired, .
Time elapsed: 854 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 120/317 20/32 StigmergyCommit-PT-10a-CTLFireability-08 4661037 m, 37598 m/sec, 32054602 t fired, .
Time elapsed: 859 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 125/317 21/32 StigmergyCommit-PT-10a-CTLFireability-08 4841458 m, 36084 m/sec, 33322417 t fired, .
Time elapsed: 864 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 130/317 22/32 StigmergyCommit-PT-10a-CTLFireability-08 5036618 m, 39032 m/sec, 34823479 t fired, .
Time elapsed: 869 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 135/317 23/32 StigmergyCommit-PT-10a-CTLFireability-08 5223351 m, 37346 m/sec, 36324859 t fired, .
Time elapsed: 874 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 140/317 24/32 StigmergyCommit-PT-10a-CTLFireability-08 5418711 m, 39072 m/sec, 37827418 t fired, .
Time elapsed: 879 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 145/317 25/32 StigmergyCommit-PT-10a-CTLFireability-08 5612765 m, 38810 m/sec, 39325516 t fired, .
Time elapsed: 884 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 150/317 25/32 StigmergyCommit-PT-10a-CTLFireability-08 5798944 m, 37235 m/sec, 40822464 t fired, .
Time elapsed: 889 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 155/317 26/32 StigmergyCommit-PT-10a-CTLFireability-08 5984324 m, 37076 m/sec, 42269561 t fired, .
Time elapsed: 894 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 160/317 27/32 StigmergyCommit-PT-10a-CTLFireability-08 6173841 m, 37903 m/sec, 43456762 t fired, .
Time elapsed: 899 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 165/317 28/32 StigmergyCommit-PT-10a-CTLFireability-08 6358162 m, 36864 m/sec, 44678099 t fired, .
Time elapsed: 904 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 170/317 29/32 StigmergyCommit-PT-10a-CTLFireability-08 6556707 m, 39709 m/sec, 46111556 t fired, .
Time elapsed: 909 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 175/317 29/32 StigmergyCommit-PT-10a-CTLFireability-08 6748096 m, 38277 m/sec, 47550628 t fired, .
Time elapsed: 914 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 180/317 30/32 StigmergyCommit-PT-10a-CTLFireability-08 6938672 m, 38115 m/sec, 49054056 t fired, .
Time elapsed: 919 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 185/317 31/32 StigmergyCommit-PT-10a-CTLFireability-08 7137592 m, 39784 m/sec, 50479817 t fired, .
Time elapsed: 924 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 1 0 2 0 0 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 190/317 32/32 StigmergyCommit-PT-10a-CTLFireability-08 7324198 m, 37321 m/sec, 51933625 t fired, .
Time elapsed: 929 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 1 0 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 934 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 27 (type EXCL) for 24 StigmergyCommit-PT-10a-CTLFireability-08
lola: time limit : 333 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/333 1/32 StigmergyCommit-PT-10a-CTLFireability-08 180717 m, 36143 m/sec, 936806 t fired, .
Time elapsed: 939 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 10/333 2/32 StigmergyCommit-PT-10a-CTLFireability-08 361860 m, 36228 m/sec, 1980080 t fired, .
Time elapsed: 944 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 15/333 3/32 StigmergyCommit-PT-10a-CTLFireability-08 563820 m, 40392 m/sec, 3216341 t fired, .
Time elapsed: 949 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 20/333 4/32 StigmergyCommit-PT-10a-CTLFireability-08 755974 m, 38430 m/sec, 4490381 t fired, .
Time elapsed: 954 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 25/333 5/32 StigmergyCommit-PT-10a-CTLFireability-08 953236 m, 39452 m/sec, 5829618 t fired, .
Time elapsed: 959 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 30/333 5/32 StigmergyCommit-PT-10a-CTLFireability-08 1153776 m, 40108 m/sec, 7099249 t fired, .
Time elapsed: 964 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 35/333 6/32 StigmergyCommit-PT-10a-CTLFireability-08 1346473 m, 38539 m/sec, 8401875 t fired, .
Time elapsed: 969 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 40/333 7/32 StigmergyCommit-PT-10a-CTLFireability-08 1539715 m, 38648 m/sec, 9679121 t fired, .
Time elapsed: 974 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 45/333 8/32 StigmergyCommit-PT-10a-CTLFireability-08 1731916 m, 38440 m/sec, 11017807 t fired, .
Time elapsed: 979 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 50/333 9/32 StigmergyCommit-PT-10a-CTLFireability-08 1933401 m, 40297 m/sec, 12264641 t fired, .
Time elapsed: 984 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 55/333 10/32 StigmergyCommit-PT-10a-CTLFireability-08 2123632 m, 38046 m/sec, 13561186 t fired, .
Time elapsed: 989 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 60/333 10/32 StigmergyCommit-PT-10a-CTLFireability-08 2313720 m, 38017 m/sec, 14758319 t fired, .
Time elapsed: 994 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 65/333 11/32 StigmergyCommit-PT-10a-CTLFireability-08 2493385 m, 35933 m/sec, 15950511 t fired, .
Time elapsed: 999 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 70/333 12/32 StigmergyCommit-PT-10a-CTLFireability-08 2681556 m, 37634 m/sec, 17182686 t fired, .
Time elapsed: 1004 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 75/333 13/32 StigmergyCommit-PT-10a-CTLFireability-08 2871555 m, 37999 m/sec, 18614033 t fired, .
Time elapsed: 1009 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 80/333 14/32 StigmergyCommit-PT-10a-CTLFireability-08 3062581 m, 38205 m/sec, 20036386 t fired, .
Time elapsed: 1014 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 85/333 14/32 StigmergyCommit-PT-10a-CTLFireability-08 3249569 m, 37397 m/sec, 21504294 t fired, .
Time elapsed: 1019 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 90/333 15/32 StigmergyCommit-PT-10a-CTLFireability-08 3443942 m, 38874 m/sec, 22906244 t fired, .
Time elapsed: 1024 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 95/333 16/32 StigmergyCommit-PT-10a-CTLFireability-08 3627790 m, 36769 m/sec, 24333232 t fired, .
Time elapsed: 1029 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 100/333 17/32 StigmergyCommit-PT-10a-CTLFireability-08 3814917 m, 37425 m/sec, 25757229 t fired, .
Time elapsed: 1034 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 105/333 18/32 StigmergyCommit-PT-10a-CTLFireability-08 4001487 m, 37314 m/sec, 27213335 t fired, .
Time elapsed: 1039 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 110/333 18/32 StigmergyCommit-PT-10a-CTLFireability-08 4194018 m, 38506 m/sec, 28608143 t fired, .
Time elapsed: 1044 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 115/333 19/32 StigmergyCommit-PT-10a-CTLFireability-08 4368266 m, 34849 m/sec, 29962642 t fired, .
Time elapsed: 1049 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 120/333 20/32 StigmergyCommit-PT-10a-CTLFireability-08 4542385 m, 34823 m/sec, 31214805 t fired, .
Time elapsed: 1054 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 125/333 21/32 StigmergyCommit-PT-10a-CTLFireability-08 4712406 m, 34004 m/sec, 32414623 t fired, .
Time elapsed: 1059 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 130/333 21/32 StigmergyCommit-PT-10a-CTLFireability-08 4882731 m, 34065 m/sec, 33609921 t fired, .
Time elapsed: 1064 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 135/333 22/32 StigmergyCommit-PT-10a-CTLFireability-08 5069163 m, 37286 m/sec, 35080470 t fired, .
Time elapsed: 1069 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 140/333 23/32 StigmergyCommit-PT-10a-CTLFireability-08 5254338 m, 37035 m/sec, 36538500 t fired, .
Time elapsed: 1074 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 145/333 24/32 StigmergyCommit-PT-10a-CTLFireability-08 5441849 m, 37502 m/sec, 38015395 t fired, .
Time elapsed: 1079 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 150/333 25/32 StigmergyCommit-PT-10a-CTLFireability-08 5631967 m, 38023 m/sec, 39482905 t fired, .
Time elapsed: 1084 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 155/333 25/32 StigmergyCommit-PT-10a-CTLFireability-08 5815111 m, 36628 m/sec, 40944522 t fired, .
Time elapsed: 1089 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 160/333 26/32 StigmergyCommit-PT-10a-CTLFireability-08 5996834 m, 36344 m/sec, 42342704 t fired, .
Time elapsed: 1094 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 165/333 27/32 StigmergyCommit-PT-10a-CTLFireability-08 6181119 m, 36857 m/sec, 43507894 t fired, .
Time elapsed: 1099 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 170/333 28/32 StigmergyCommit-PT-10a-CTLFireability-08 6362254 m, 36227 m/sec, 44704581 t fired, .
Time elapsed: 1104 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 175/333 29/32 StigmergyCommit-PT-10a-CTLFireability-08 6556063 m, 38761 m/sec, 46106617 t fired, .
Time elapsed: 1109 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 180/333 29/32 StigmergyCommit-PT-10a-CTLFireability-08 6742756 m, 37338 m/sec, 47512952 t fired, .
Time elapsed: 1114 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 185/333 30/32 StigmergyCommit-PT-10a-CTLFireability-08 6929908 m, 37430 m/sec, 48983049 t fired, .
Time elapsed: 1119 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 190/333 31/32 StigmergyCommit-PT-10a-CTLFireability-08 7123334 m, 38685 m/sec, 50380703 t fired, .
Time elapsed: 1124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 1 0 2 0 1 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 195/333 32/32 StigmergyCommit-PT-10a-CTLFireability-08 7307370 m, 36807 m/sec, 51795717 t fired, .
Time elapsed: 1129 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 27 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1134 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 StigmergyCommit-PT-10a-CTLFireability-07
lola: time limit : 352 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/352 1/32 StigmergyCommit-PT-10a-CTLFireability-07 30033 m, 6006 m/sec, 436068 t fired, .
Time elapsed: 1139 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/352 1/32 StigmergyCommit-PT-10a-CTLFireability-07 65747 m, 7142 m/sec, 984896 t fired, .
Time elapsed: 1144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/352 1/32 StigmergyCommit-PT-10a-CTLFireability-07 84423 m, 3735 m/sec, 1296249 t fired, .
Time elapsed: 1149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/352 1/32 StigmergyCommit-PT-10a-CTLFireability-07 106549 m, 4425 m/sec, 1680851 t fired, .
Time elapsed: 1154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/352 1/32 StigmergyCommit-PT-10a-CTLFireability-07 132266 m, 5143 m/sec, 2115403 t fired, .
Time elapsed: 1159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/352 1/32 StigmergyCommit-PT-10a-CTLFireability-07 164026 m, 6352 m/sec, 2663443 t fired, .
Time elapsed: 1164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/352 1/32 StigmergyCommit-PT-10a-CTLFireability-07 200131 m, 7221 m/sec, 3269356 t fired, .
Time elapsed: 1169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/352 2/32 StigmergyCommit-PT-10a-CTLFireability-07 232739 m, 6521 m/sec, 3838148 t fired, .
Time elapsed: 1174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/352 2/32 StigmergyCommit-PT-10a-CTLFireability-07 266650 m, 6782 m/sec, 4408769 t fired, .
Time elapsed: 1179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/352 2/32 StigmergyCommit-PT-10a-CTLFireability-07 303205 m, 7311 m/sec, 5043832 t fired, .
Time elapsed: 1184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/352 2/32 StigmergyCommit-PT-10a-CTLFireability-07 334151 m, 6189 m/sec, 5561926 t fired, .
Time elapsed: 1189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 60/352 2/32 StigmergyCommit-PT-10a-CTLFireability-07 371792 m, 7528 m/sec, 6220908 t fired, .
Time elapsed: 1194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 65/352 2/32 StigmergyCommit-PT-10a-CTLFireability-07 393537 m, 4349 m/sec, 6577878 t fired, .
Time elapsed: 1199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 70/352 2/32 StigmergyCommit-PT-10a-CTLFireability-07 417253 m, 4743 m/sec, 6988259 t fired, .
Time elapsed: 1204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 75/352 2/32 StigmergyCommit-PT-10a-CTLFireability-07 438809 m, 4311 m/sec, 7364097 t fired, .
Time elapsed: 1209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 80/352 2/32 StigmergyCommit-PT-10a-CTLFireability-07 454099 m, 3058 m/sec, 7648027 t fired, .
Time elapsed: 1214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 85/352 3/32 StigmergyCommit-PT-10a-CTLFireability-07 470312 m, 3242 m/sec, 7961734 t fired, .
Time elapsed: 1219 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 90/352 3/32 StigmergyCommit-PT-10a-CTLFireability-07 488166 m, 3570 m/sec, 8309395 t fired, .
Time elapsed: 1224 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 95/352 3/32 StigmergyCommit-PT-10a-CTLFireability-07 508999 m, 4166 m/sec, 8692944 t fired, .
Time elapsed: 1229 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 100/352 3/32 StigmergyCommit-PT-10a-CTLFireability-07 530188 m, 4237 m/sec, 9103893 t fired, .
Time elapsed: 1234 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 105/352 3/32 StigmergyCommit-PT-10a-CTLFireability-07 553772 m, 4716 m/sec, 9561387 t fired, .
Time elapsed: 1239 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 110/352 3/32 StigmergyCommit-PT-10a-CTLFireability-07 576078 m, 4461 m/sec, 9974189 t fired, .
Time elapsed: 1244 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 115/352 3/32 StigmergyCommit-PT-10a-CTLFireability-07 598672 m, 4518 m/sec, 10413709 t fired, .
Time elapsed: 1249 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 120/352 3/32 StigmergyCommit-PT-10a-CTLFireability-07 622847 m, 4835 m/sec, 10882132 t fired, .
Time elapsed: 1254 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 125/352 3/32 StigmergyCommit-PT-10a-CTLFireability-07 643630 m, 4156 m/sec, 11265942 t fired, .
Time elapsed: 1259 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 130/352 3/32 StigmergyCommit-PT-10a-CTLFireability-07 667162 m, 4706 m/sec, 11722037 t fired, .
Time elapsed: 1264 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 135/352 3/32 StigmergyCommit-PT-10a-CTLFireability-07 691619 m, 4891 m/sec, 12183814 t fired, .
Time elapsed: 1269 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 140/352 4/32 StigmergyCommit-PT-10a-CTLFireability-07 712105 m, 4097 m/sec, 12575132 t fired, .
Time elapsed: 1274 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 145/352 4/32 StigmergyCommit-PT-10a-CTLFireability-07 736400 m, 4859 m/sec, 13048663 t fired, .
Time elapsed: 1279 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 150/352 4/32 StigmergyCommit-PT-10a-CTLFireability-07 766545 m, 6029 m/sec, 13572105 t fired, .
Time elapsed: 1284 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 155/352 4/32 StigmergyCommit-PT-10a-CTLFireability-07 810626 m, 8816 m/sec, 14337754 t fired, .
Time elapsed: 1289 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 160/352 4/32 StigmergyCommit-PT-10a-CTLFireability-07 833466 m, 4568 m/sec, 14763806 t fired, .
Time elapsed: 1294 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 165/352 4/32 StigmergyCommit-PT-10a-CTLFireability-07 861373 m, 5581 m/sec, 15307169 t fired, .
Time elapsed: 1299 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 170/352 4/32 StigmergyCommit-PT-10a-CTLFireability-07 893350 m, 6395 m/sec, 15906214 t fired, .
Time elapsed: 1304 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 175/352 5/32 StigmergyCommit-PT-10a-CTLFireability-07 936499 m, 8629 m/sec, 16737649 t fired, .
Time elapsed: 1309 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 180/352 5/32 StigmergyCommit-PT-10a-CTLFireability-07 975277 m, 7755 m/sec, 17477541 t fired, .
Time elapsed: 1314 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 185/352 5/32 StigmergyCommit-PT-10a-CTLFireability-07 1013676 m, 7679 m/sec, 18202487 t fired, .
Time elapsed: 1319 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 190/352 5/32 StigmergyCommit-PT-10a-CTLFireability-07 1055868 m, 8438 m/sec, 19022646 t fired, .
Time elapsed: 1324 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 195/352 5/32 StigmergyCommit-PT-10a-CTLFireability-07 1092644 m, 7355 m/sec, 19713800 t fired, .
Time elapsed: 1329 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 200/352 5/32 StigmergyCommit-PT-10a-CTLFireability-07 1134083 m, 8287 m/sec, 20469094 t fired, .
Time elapsed: 1334 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 205/352 6/32 StigmergyCommit-PT-10a-CTLFireability-07 1175153 m, 8214 m/sec, 21184907 t fired, .
Time elapsed: 1339 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 210/352 6/32 StigmergyCommit-PT-10a-CTLFireability-07 1201821 m, 5333 m/sec, 21669247 t fired, .
Time elapsed: 1344 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 215/352 6/32 StigmergyCommit-PT-10a-CTLFireability-07 1227699 m, 5175 m/sec, 22169997 t fired, .
Time elapsed: 1349 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 220/352 6/32 StigmergyCommit-PT-10a-CTLFireability-07 1258863 m, 6232 m/sec, 22754287 t fired, .
Time elapsed: 1354 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 225/352 6/32 StigmergyCommit-PT-10a-CTLFireability-07 1299550 m, 8137 m/sec, 23544766 t fired, .
Time elapsed: 1359 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 230/352 6/32 StigmergyCommit-PT-10a-CTLFireability-07 1337931 m, 7676 m/sec, 24270987 t fired, .
Time elapsed: 1364 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 235/352 6/32 StigmergyCommit-PT-10a-CTLFireability-07 1380380 m, 8489 m/sec, 25072938 t fired, .
Time elapsed: 1369 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 240/352 7/32 StigmergyCommit-PT-10a-CTLFireability-07 1418131 m, 7550 m/sec, 25807482 t fired, .
Time elapsed: 1374 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 245/352 7/32 StigmergyCommit-PT-10a-CTLFireability-07 1454657 m, 7305 m/sec, 26493986 t fired, .
Time elapsed: 1379 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 250/352 7/32 StigmergyCommit-PT-10a-CTLFireability-07 1497526 m, 8573 m/sec, 27309337 t fired, .
Time elapsed: 1384 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 255/352 7/32 StigmergyCommit-PT-10a-CTLFireability-07 1537322 m, 7959 m/sec, 27989937 t fired, .
Time elapsed: 1389 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 260/352 7/32 StigmergyCommit-PT-10a-CTLFireability-07 1569775 m, 6490 m/sec, 28562866 t fired, .
Time elapsed: 1394 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 265/352 7/32 StigmergyCommit-PT-10a-CTLFireability-07 1595390 m, 5123 m/sec, 29062538 t fired, .
Time elapsed: 1399 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 270/352 7/32 StigmergyCommit-PT-10a-CTLFireability-07 1625414 m, 6004 m/sec, 29629559 t fired, .
Time elapsed: 1404 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 275/352 8/32 StigmergyCommit-PT-10a-CTLFireability-07 1662575 m, 7432 m/sec, 30345002 t fired, .
Time elapsed: 1409 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 280/352 8/32 StigmergyCommit-PT-10a-CTLFireability-07 1701342 m, 7753 m/sec, 31077425 t fired, .
Time elapsed: 1414 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 285/352 8/32 StigmergyCommit-PT-10a-CTLFireability-07 1744631 m, 8657 m/sec, 31911576 t fired, .
Time elapsed: 1419 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 290/352 8/32 StigmergyCommit-PT-10a-CTLFireability-07 1782344 m, 7542 m/sec, 32630650 t fired, .
Time elapsed: 1424 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 295/352 8/32 StigmergyCommit-PT-10a-CTLFireability-07 1821431 m, 7817 m/sec, 33368341 t fired, .
Time elapsed: 1429 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 300/352 8/32 StigmergyCommit-PT-10a-CTLFireability-07 1862605 m, 8234 m/sec, 34167987 t fired, .
Time elapsed: 1434 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 305/352 9/32 StigmergyCommit-PT-10a-CTLFireability-07 1900506 m, 7580 m/sec, 34813313 t fired, .
Time elapsed: 1439 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 310/352 9/32 StigmergyCommit-PT-10a-CTLFireability-07 1938937 m, 7686 m/sec, 35485250 t fired, .
Time elapsed: 1444 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 315/352 9/32 StigmergyCommit-PT-10a-CTLFireability-07 1961438 m, 4500 m/sec, 35919245 t fired, .
Time elapsed: 1449 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 320/352 9/32 StigmergyCommit-PT-10a-CTLFireability-07 1987997 m, 5311 m/sec, 36436544 t fired, .
Time elapsed: 1454 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 325/352 9/32 StigmergyCommit-PT-10a-CTLFireability-07 2024381 m, 7276 m/sec, 37120269 t fired, .
Time elapsed: 1459 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 330/352 9/32 StigmergyCommit-PT-10a-CTLFireability-07 2066160 m, 8355 m/sec, 37911025 t fired, .
Time elapsed: 1464 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 335/352 10/32 StigmergyCommit-PT-10a-CTLFireability-07 2105733 m, 7914 m/sec, 38680852 t fired, .
Time elapsed: 1469 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 340/352 10/32 StigmergyCommit-PT-10a-CTLFireability-07 2142654 m, 7384 m/sec, 39377447 t fired, .
Time elapsed: 1474 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 345/352 10/32 StigmergyCommit-PT-10a-CTLFireability-07 2186770 m, 8823 m/sec, 40216244 t fired, .
Time elapsed: 1479 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 350/352 10/32 StigmergyCommit-PT-10a-CTLFireability-07 2222455 m, 7137 m/sec, 40905500 t fired, .
Time elapsed: 1484 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 1 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1489 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 StigmergyCommit-PT-10a-CTLFireability-06
lola: time limit : 351 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 22 (type EXCL) for 21 StigmergyCommit-PT-10a-CTLFireability-07
lola: time limit : 2111 sec
lola: memory limit: 5 pages
lola: FINISHED task # 19 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-06
lola: result : false
lola: markings : 70
lola: fired transitions : 70
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/351 1/5 StigmergyCommit-PT-10a-CTLFireability-07 31261 m, -438238 m/sec, 455785 t fired, .
Time elapsed: 1494 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/351 1/5 StigmergyCommit-PT-10a-CTLFireability-07 66698 m, 7087 m/sec, 999440 t fired, .
Time elapsed: 1499 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/351 1/5 StigmergyCommit-PT-10a-CTLFireability-07 85606 m, 3781 m/sec, 1315758 t fired, .
Time elapsed: 1504 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/351 1/5 StigmergyCommit-PT-10a-CTLFireability-07 107998 m, 4478 m/sec, 1706538 t fired, .
Time elapsed: 1509 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/351 1/5 StigmergyCommit-PT-10a-CTLFireability-07 135755 m, 5551 m/sec, 2170261 t fired, .
Time elapsed: 1514 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/351 1/5 StigmergyCommit-PT-10a-CTLFireability-07 168210 m, 6491 m/sec, 2733846 t fired, .
Time elapsed: 1519 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/351 1/5 StigmergyCommit-PT-10a-CTLFireability-07 202770 m, 6912 m/sec, 3316137 t fired, .
Time elapsed: 1524 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/351 2/5 StigmergyCommit-PT-10a-CTLFireability-07 239207 m, 7287 m/sec, 3951774 t fired, .
Time elapsed: 1529 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/351 2/5 StigmergyCommit-PT-10a-CTLFireability-07 271132 m, 6385 m/sec, 4485991 t fired, .
Time elapsed: 1534 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/351 2/5 StigmergyCommit-PT-10a-CTLFireability-07 309969 m, 7767 m/sec, 5164040 t fired, .
Time elapsed: 1539 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/351 2/5 StigmergyCommit-PT-10a-CTLFireability-07 341318 m, 6269 m/sec, 5689541 t fired, .
Time elapsed: 1544 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 60/351 2/5 StigmergyCommit-PT-10a-CTLFireability-07 377094 m, 7155 m/sec, 6303589 t fired, .
Time elapsed: 1549 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 65/351 2/5 StigmergyCommit-PT-10a-CTLFireability-07 398396 m, 4260 m/sec, 6660604 t fired, .
Time elapsed: 1554 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 70/351 2/5 StigmergyCommit-PT-10a-CTLFireability-07 423833 m, 5087 m/sec, 7105583 t fired, .
Time elapsed: 1559 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 75/351 2/5 StigmergyCommit-PT-10a-CTLFireability-07 445208 m, 4275 m/sec, 7477774 t fired, .
Time elapsed: 1564 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 80/351 2/5 StigmergyCommit-PT-10a-CTLFireability-07 460419 m, 3042 m/sec, 7769023 t fired, .
Time elapsed: 1569 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 85/351 3/5 StigmergyCommit-PT-10a-CTLFireability-07 478940 m, 3704 m/sec, 8128875 t fired, .
Time elapsed: 1574 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 90/351 3/5 StigmergyCommit-PT-10a-CTLFireability-07 497328 m, 3677 m/sec, 8488642 t fired, .
Time elapsed: 1579 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 95/351 3/5 StigmergyCommit-PT-10a-CTLFireability-07 518182 m, 4170 m/sec, 8872722 t fired, .
Time elapsed: 1584 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 100/351 3/5 StigmergyCommit-PT-10a-CTLFireability-07 542165 m, 4796 m/sec, 9335579 t fired, .
Time elapsed: 1589 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 105/351 3/5 StigmergyCommit-PT-10a-CTLFireability-07 566476 m, 4862 m/sec, 9796468 t fired, .
Time elapsed: 1594 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 110/351 3/5 StigmergyCommit-PT-10a-CTLFireability-07 587397 m, 4184 m/sec, 10194708 t fired, .
Time elapsed: 1599 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 115/351 3/5 StigmergyCommit-PT-10a-CTLFireability-07 612250 m, 4970 m/sec, 10678022 t fired, .
Time elapsed: 1604 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 120/351 3/5 StigmergyCommit-PT-10a-CTLFireability-07 635171 m, 4584 m/sec, 11099684 t fired, .
Time elapsed: 1609 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 125/351 3/5 StigmergyCommit-PT-10a-CTLFireability-07 656969 m, 4359 m/sec, 11524311 t fired, .
Time elapsed: 1614 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 130/351 3/5 StigmergyCommit-PT-10a-CTLFireability-07 681769 m, 4960 m/sec, 12006823 t fired, .
Time elapsed: 1619 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 135/351 4/5 StigmergyCommit-PT-10a-CTLFireability-07 703337 m, 4313 m/sec, 12405565 t fired, .
Time elapsed: 1624 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 140/351 4/5 StigmergyCommit-PT-10a-CTLFireability-07 726597 m, 4652 m/sec, 12856439 t fired, .
Time elapsed: 1629 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 145/351 4/5 StigmergyCommit-PT-10a-CTLFireability-07 754229 m, 5526 m/sec, 13362758 t fired, .
Time elapsed: 1634 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 150/351 4/5 StigmergyCommit-PT-10a-CTLFireability-07 792154 m, 7585 m/sec, 14016111 t fired, .
Time elapsed: 1639 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 155/351 4/5 StigmergyCommit-PT-10a-CTLFireability-07 824132 m, 6395 m/sec, 14583036 t fired, .
Time elapsed: 1644 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 160/351 4/5 StigmergyCommit-PT-10a-CTLFireability-07 850390 m, 5251 m/sec, 15095410 t fired, .
Time elapsed: 1649 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 165/351 4/5 StigmergyCommit-PT-10a-CTLFireability-07 882028 m, 6327 m/sec, 15687198 t fired, .
Time elapsed: 1654 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 170/351 4/5 StigmergyCommit-PT-10a-CTLFireability-07 919929 m, 7580 m/sec, 16423554 t fired, .
Time elapsed: 1659 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 175/351 5/5 StigmergyCommit-PT-10a-CTLFireability-07 957759 m, 7566 m/sec, 17135896 t fired, .
Time elapsed: 1664 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 180/351 5/5 StigmergyCommit-PT-10a-CTLFireability-07 1002968 m, 9041 m/sec, 18000230 t fired, .
Time elapsed: 1669 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 185/351 5/5 StigmergyCommit-PT-10a-CTLFireability-07 1039967 m, 7399 m/sec, 18711708 t fired, .
Time elapsed: 1674 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 190/351 5/5 StigmergyCommit-PT-10a-CTLFireability-07 1078522 m, 7711 m/sec, 19442428 t fired, .
Time elapsed: 1679 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 195/351 5/5 StigmergyCommit-PT-10a-CTLFireability-07 1122249 m, 8745 m/sec, 20278626 t fired, .
Time elapsed: 1684 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 200/351 5/5 StigmergyCommit-PT-10a-CTLFireability-07 1161366 m, 7823 m/sec, 20947263 t fired, .
Time elapsed: 1689 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1694 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 StigmergyCommit-PT-10a-CTLFireability-05
lola: time limit : 381 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/381 1/32 StigmergyCommit-PT-10a-CTLFireability-05 193466 m, 38693 m/sec, 1010744 t fired, .
Time elapsed: 1699 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/381 2/32 StigmergyCommit-PT-10a-CTLFireability-05 379024 m, 37111 m/sec, 2073169 t fired, .
Time elapsed: 1704 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/381 3/32 StigmergyCommit-PT-10a-CTLFireability-05 584192 m, 41033 m/sec, 3351484 t fired, .
Time elapsed: 1709 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/381 4/32 StigmergyCommit-PT-10a-CTLFireability-05 782327 m, 39627 m/sec, 4653742 t fired, .
Time elapsed: 1714 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/381 5/32 StigmergyCommit-PT-10a-CTLFireability-05 979360 m, 39406 m/sec, 6015830 t fired, .
Time elapsed: 1719 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/381 6/32 StigmergyCommit-PT-10a-CTLFireability-05 1183713 m, 40870 m/sec, 7283486 t fired, .
Time elapsed: 1724 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/381 6/32 StigmergyCommit-PT-10a-CTLFireability-05 1376654 m, 38588 m/sec, 8600703 t fired, .
Time elapsed: 1729 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/381 7/32 StigmergyCommit-PT-10a-CTLFireability-05 1574882 m, 39645 m/sec, 9908237 t fired, .
Time elapsed: 1734 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/381 8/32 StigmergyCommit-PT-10a-CTLFireability-05 1768170 m, 38657 m/sec, 11225231 t fired, .
Time elapsed: 1739 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/381 9/32 StigmergyCommit-PT-10a-CTLFireability-05 1967709 m, 39907 m/sec, 12498577 t fired, .
Time elapsed: 1744 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/381 10/32 StigmergyCommit-PT-10a-CTLFireability-05 2162023 m, 38862 m/sec, 13813175 t fired, .
Time elapsed: 1749 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 60/381 11/32 StigmergyCommit-PT-10a-CTLFireability-05 2355701 m, 38735 m/sec, 15034538 t fired, .
Time elapsed: 1754 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 65/381 11/32 StigmergyCommit-PT-10a-CTLFireability-05 2539864 m, 36832 m/sec, 16258638 t fired, .
Time elapsed: 1759 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 70/381 12/32 StigmergyCommit-PT-10a-CTLFireability-05 2735411 m, 39109 m/sec, 17580144 t fired, .
Time elapsed: 1764 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 75/381 13/32 StigmergyCommit-PT-10a-CTLFireability-05 2926138 m, 38145 m/sec, 19027098 t fired, .
Time elapsed: 1769 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 80/381 14/32 StigmergyCommit-PT-10a-CTLFireability-05 3118934 m, 38559 m/sec, 20488192 t fired, .
Time elapsed: 1774 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 85/381 15/32 StigmergyCommit-PT-10a-CTLFireability-05 3313808 m, 38974 m/sec, 21926708 t fired, .
Time elapsed: 1779 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 90/381 15/32 StigmergyCommit-PT-10a-CTLFireability-05 3503582 m, 37954 m/sec, 23370330 t fired, .
Time elapsed: 1784 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 95/381 16/32 StigmergyCommit-PT-10a-CTLFireability-05 3687954 m, 36874 m/sec, 24810671 t fired, .
Time elapsed: 1789 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 100/381 17/32 StigmergyCommit-PT-10a-CTLFireability-05 3880431 m, 38495 m/sec, 26285061 t fired, .
Time elapsed: 1794 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 105/381 18/32 StigmergyCommit-PT-10a-CTLFireability-05 4074180 m, 38749 m/sec, 27703348 t fired, .
Time elapsed: 1799 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 110/381 19/32 StigmergyCommit-PT-10a-CTLFireability-05 4261545 m, 37473 m/sec, 29138508 t fired, .
Time elapsed: 1804 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 115/381 19/32 StigmergyCommit-PT-10a-CTLFireability-05 4443275 m, 36346 m/sec, 30551336 t fired, .
Time elapsed: 1809 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 120/381 20/32 StigmergyCommit-PT-10a-CTLFireability-05 4629999 m, 37344 m/sec, 31830853 t fired, .
Time elapsed: 1814 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 125/381 21/32 StigmergyCommit-PT-10a-CTLFireability-05 4808432 m, 35686 m/sec, 33085544 t fired, .
Time elapsed: 1819 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 130/381 22/32 StigmergyCommit-PT-10a-CTLFireability-05 5000212 m, 38356 m/sec, 34525554 t fired, .
Time elapsed: 1824 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 135/381 23/32 StigmergyCommit-PT-10a-CTLFireability-05 5185397 m, 37037 m/sec, 36014213 t fired, .
Time elapsed: 1829 secs. Pages in use: 33
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 140/381 24/32 StigmergyCommit-PT-10a-CTLFireability-05 5378121 m, 38544 m/sec, 37503823 t fired, .
Time elapsed: 1834 secs. Pages in use: 34
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 145/381 24/32 StigmergyCommit-PT-10a-CTLFireability-05 5569787 m, 38333 m/sec, 38982848 t fired, .
Time elapsed: 1839 secs. Pages in use: 34
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 150/381 25/32 StigmergyCommit-PT-10a-CTLFireability-05 5755473 m, 37137 m/sec, 40475555 t fired, .
Time elapsed: 1844 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 155/381 26/32 StigmergyCommit-PT-10a-CTLFireability-05 5937025 m, 36310 m/sec, 41930374 t fired, .
Time elapsed: 1849 secs. Pages in use: 36
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 160/381 27/32 StigmergyCommit-PT-10a-CTLFireability-05 6127052 m, 38005 m/sec, 43161080 t fired, .
Time elapsed: 1854 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 165/381 27/32 StigmergyCommit-PT-10a-CTLFireability-05 6306934 m, 35976 m/sec, 44348763 t fired, .
Time elapsed: 1859 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 170/381 28/32 StigmergyCommit-PT-10a-CTLFireability-05 6503887 m, 39390 m/sec, 45727807 t fired, .
Time elapsed: 1864 secs. Pages in use: 38
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 175/381 29/32 StigmergyCommit-PT-10a-CTLFireability-05 6691714 m, 37565 m/sec, 47144958 t fired, .
Time elapsed: 1869 secs. Pages in use: 39
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 180/381 30/32 StigmergyCommit-PT-10a-CTLFireability-05 6884528 m, 38562 m/sec, 48617188 t fired, .
Time elapsed: 1874 secs. Pages in use: 40
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 185/381 31/32 StigmergyCommit-PT-10a-CTLFireability-05 7079346 m, 38963 m/sec, 50034701 t fired, .
Time elapsed: 1879 secs. Pages in use: 41
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 190/381 32/32 StigmergyCommit-PT-10a-CTLFireability-05 7267487 m, 37628 m/sec, 51479274 t fired, .
Time elapsed: 1884 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 195/381 32/32 StigmergyCommit-PT-10a-CTLFireability-05 7451512 m, 36805 m/sec, 52915117 t fired, .
Time elapsed: 1889 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1894 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 StigmergyCommit-PT-10a-CTLFireability-01
lola: time limit : 426 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/426 1/32 StigmergyCommit-PT-10a-CTLFireability-01 129791 m, 25958 m/sec, 975850 t fired, .
Time elapsed: 1899 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/426 2/32 StigmergyCommit-PT-10a-CTLFireability-01 274255 m, 28892 m/sec, 2135823 t fired, .
Time elapsed: 1904 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/426 2/32 StigmergyCommit-PT-10a-CTLFireability-01 411174 m, 27383 m/sec, 3239360 t fired, .
Time elapsed: 1909 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/426 3/32 StigmergyCommit-PT-10a-CTLFireability-01 548052 m, 27375 m/sec, 4454960 t fired, .
Time elapsed: 1914 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/426 3/32 StigmergyCommit-PT-10a-CTLFireability-01 684908 m, 27371 m/sec, 5693600 t fired, .
Time elapsed: 1919 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/426 4/32 StigmergyCommit-PT-10a-CTLFireability-01 827750 m, 28568 m/sec, 6916619 t fired, .
Time elapsed: 1924 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/426 5/32 StigmergyCommit-PT-10a-CTLFireability-01 980237 m, 30497 m/sec, 8299300 t fired, .
Time elapsed: 1929 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/426 5/32 StigmergyCommit-PT-10a-CTLFireability-01 1130021 m, 29956 m/sec, 9638278 t fired, .
Time elapsed: 1934 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/426 6/32 StigmergyCommit-PT-10a-CTLFireability-01 1280616 m, 30119 m/sec, 10951282 t fired, .
Time elapsed: 1939 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/426 7/32 StigmergyCommit-PT-10a-CTLFireability-01 1427001 m, 29277 m/sec, 12278814 t fired, .
Time elapsed: 1944 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/426 7/32 StigmergyCommit-PT-10a-CTLFireability-01 1578570 m, 30313 m/sec, 13580429 t fired, .
Time elapsed: 1949 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/426 8/32 StigmergyCommit-PT-10a-CTLFireability-01 1728210 m, 29928 m/sec, 14938381 t fired, .
Time elapsed: 1954 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/426 9/32 StigmergyCommit-PT-10a-CTLFireability-01 1876708 m, 29699 m/sec, 16264802 t fired, .
Time elapsed: 1959 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/426 9/32 StigmergyCommit-PT-10a-CTLFireability-01 2026177 m, 29893 m/sec, 17567644 t fired, .
Time elapsed: 1964 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/426 10/32 StigmergyCommit-PT-10a-CTLFireability-01 2166512 m, 28067 m/sec, 18840204 t fired, .
Time elapsed: 1969 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/426 10/32 StigmergyCommit-PT-10a-CTLFireability-01 2294229 m, 25543 m/sec, 19939554 t fired, .
Time elapsed: 1974 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 85/426 11/32 StigmergyCommit-PT-10a-CTLFireability-01 2424609 m, 26076 m/sec, 21112854 t fired, .
Time elapsed: 1979 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 90/426 11/32 StigmergyCommit-PT-10a-CTLFireability-01 2553212 m, 25720 m/sec, 22272643 t fired, .
Time elapsed: 1984 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 95/426 12/32 StigmergyCommit-PT-10a-CTLFireability-01 2678448 m, 25047 m/sec, 23408077 t fired, .
Time elapsed: 1989 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 100/426 13/32 StigmergyCommit-PT-10a-CTLFireability-01 2815027 m, 27315 m/sec, 24774854 t fired, .
Time elapsed: 1994 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 105/426 13/32 StigmergyCommit-PT-10a-CTLFireability-01 2950024 m, 26999 m/sec, 26132174 t fired, .
Time elapsed: 1999 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 110/426 14/32 StigmergyCommit-PT-10a-CTLFireability-01 3097142 m, 29423 m/sec, 27551418 t fired, .
Time elapsed: 2004 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 115/426 14/32 StigmergyCommit-PT-10a-CTLFireability-01 3245769 m, 29725 m/sec, 29037567 t fired, .
Time elapsed: 2009 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 120/426 15/32 StigmergyCommit-PT-10a-CTLFireability-01 3385378 m, 27921 m/sec, 30415543 t fired, .
Time elapsed: 2014 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 125/426 16/32 StigmergyCommit-PT-10a-CTLFireability-01 3519809 m, 26886 m/sec, 31731096 t fired, .
Time elapsed: 2019 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 130/426 16/32 StigmergyCommit-PT-10a-CTLFireability-01 3654546 m, 26947 m/sec, 33085806 t fired, .
Time elapsed: 2024 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 135/426 17/32 StigmergyCommit-PT-10a-CTLFireability-01 3793558 m, 27802 m/sec, 34423664 t fired, .
Time elapsed: 2029 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 140/426 17/32 StigmergyCommit-PT-10a-CTLFireability-01 3941041 m, 29496 m/sec, 35896278 t fired, .
Time elapsed: 2034 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 145/426 18/32 StigmergyCommit-PT-10a-CTLFireability-01 4084875 m, 28766 m/sec, 37344884 t fired, .
Time elapsed: 2039 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 150/426 19/32 StigmergyCommit-PT-10a-CTLFireability-01 4216452 m, 26315 m/sec, 38604498 t fired, .
Time elapsed: 2044 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 155/426 19/32 StigmergyCommit-PT-10a-CTLFireability-01 4349707 m, 26651 m/sec, 39943677 t fired, .
Time elapsed: 2049 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 160/426 20/32 StigmergyCommit-PT-10a-CTLFireability-01 4480264 m, 26111 m/sec, 41251830 t fired, .
Time elapsed: 2054 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 165/426 20/32 StigmergyCommit-PT-10a-CTLFireability-01 4630115 m, 29970 m/sec, 42541154 t fired, .
Time elapsed: 2059 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 170/426 21/32 StigmergyCommit-PT-10a-CTLFireability-01 4773596 m, 28696 m/sec, 43841404 t fired, .
Time elapsed: 2064 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 175/426 22/32 StigmergyCommit-PT-10a-CTLFireability-01 4923802 m, 30041 m/sec, 45204576 t fired, .
Time elapsed: 2069 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 180/426 22/32 StigmergyCommit-PT-10a-CTLFireability-01 5073433 m, 29926 m/sec, 46709536 t fired, .
Time elapsed: 2074 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 185/426 23/32 StigmergyCommit-PT-10a-CTLFireability-01 5219311 m, 29175 m/sec, 48177906 t fired, .
Time elapsed: 2079 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 190/426 23/32 StigmergyCommit-PT-10a-CTLFireability-01 5366955 m, 29528 m/sec, 49592313 t fired, .
Time elapsed: 2084 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 195/426 24/32 StigmergyCommit-PT-10a-CTLFireability-01 5506731 m, 27955 m/sec, 50998006 t fired, .
Time elapsed: 2089 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 200/426 25/32 StigmergyCommit-PT-10a-CTLFireability-01 5655076 m, 29669 m/sec, 52435310 t fired, .
Time elapsed: 2094 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 205/426 25/32 StigmergyCommit-PT-10a-CTLFireability-01 5804730 m, 29930 m/sec, 53926670 t fired, .
Time elapsed: 2099 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 210/426 26/32 StigmergyCommit-PT-10a-CTLFireability-01 5947958 m, 28645 m/sec, 55367903 t fired, .
Time elapsed: 2104 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 215/426 27/32 StigmergyCommit-PT-10a-CTLFireability-01 6098996 m, 30207 m/sec, 56823436 t fired, .
Time elapsed: 2109 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 220/426 27/32 StigmergyCommit-PT-10a-CTLFireability-01 6243716 m, 28944 m/sec, 58272104 t fired, .
Time elapsed: 2114 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 225/426 28/32 StigmergyCommit-PT-10a-CTLFireability-01 6391530 m, 29562 m/sec, 59714647 t fired, .
Time elapsed: 2119 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 230/426 28/32 StigmergyCommit-PT-10a-CTLFireability-01 6539824 m, 29658 m/sec, 61184319 t fired, .
Time elapsed: 2124 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 235/426 29/32 StigmergyCommit-PT-10a-CTLFireability-01 6683438 m, 28722 m/sec, 62626993 t fired, .
Time elapsed: 2129 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 240/426 30/32 StigmergyCommit-PT-10a-CTLFireability-01 6826450 m, 28602 m/sec, 63895596 t fired, .
Time elapsed: 2134 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 245/426 30/32 StigmergyCommit-PT-10a-CTLFireability-01 6966775 m, 28065 m/sec, 65167994 t fired, .
Time elapsed: 2139 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 250/426 31/32 StigmergyCommit-PT-10a-CTLFireability-01 7107441 m, 28133 m/sec, 66431389 t fired, .
Time elapsed: 2144 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 255/426 32/32 StigmergyCommit-PT-10a-CTLFireability-01 7256391 m, 29790 m/sec, 67885227 t fired, .
Time elapsed: 2149 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 260/426 32/32 StigmergyCommit-PT-10a-CTLFireability-01 7399482 m, 28618 m/sec, 69324978 t fired, .
Time elapsed: 2154 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2159 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 StigmergyCommit-PT-10a-CTLFireability-00
lola: time limit : 480 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/480 1/32 StigmergyCommit-PT-10a-CTLFireability-00 165475 m, 33095 m/sec, 866846 t fired, .
Time elapsed: 2164 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/480 2/32 StigmergyCommit-PT-10a-CTLFireability-00 325777 m, 32060 m/sec, 1767189 t fired, .
Time elapsed: 2169 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/480 3/32 StigmergyCommit-PT-10a-CTLFireability-00 499756 m, 34795 m/sec, 2793354 t fired, .
Time elapsed: 2174 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/480 3/32 StigmergyCommit-PT-10a-CTLFireability-00 680485 m, 36145 m/sec, 3994852 t fired, .
Time elapsed: 2179 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/480 4/32 StigmergyCommit-PT-10a-CTLFireability-00 860166 m, 35936 m/sec, 5178505 t fired, .
Time elapsed: 2184 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/480 5/32 StigmergyCommit-PT-10a-CTLFireability-00 1044020 m, 36770 m/sec, 6393178 t fired, .
Time elapsed: 2189 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/480 6/32 StigmergyCommit-PT-10a-CTLFireability-00 1226158 m, 36427 m/sec, 7570164 t fired, .
Time elapsed: 2194 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/480 6/32 StigmergyCommit-PT-10a-CTLFireability-00 1401605 m, 35089 m/sec, 8758133 t fired, .
Time elapsed: 2199 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/480 7/32 StigmergyCommit-PT-10a-CTLFireability-00 1582070 m, 36093 m/sec, 9959886 t fired, .
Time elapsed: 2204 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/480 8/32 StigmergyCommit-PT-10a-CTLFireability-00 1761359 m, 35857 m/sec, 11183392 t fired, .
Time elapsed: 2209 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/480 9/32 StigmergyCommit-PT-10a-CTLFireability-00 1942084 m, 36145 m/sec, 12318276 t fired, .
Time elapsed: 2214 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/480 10/32 StigmergyCommit-PT-10a-CTLFireability-00 2117263 m, 35035 m/sec, 13525468 t fired, .
Time elapsed: 2219 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/480 10/32 StigmergyCommit-PT-10a-CTLFireability-00 2293675 m, 35282 m/sec, 14648218 t fired, .
Time elapsed: 2224 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/480 11/32 StigmergyCommit-PT-10a-CTLFireability-00 2461335 m, 33532 m/sec, 15737210 t fired, .
Time elapsed: 2229 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/480 12/32 StigmergyCommit-PT-10a-CTLFireability-00 2623204 m, 32373 m/sec, 16802810 t fired, .
Time elapsed: 2234 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/480 12/32 StigmergyCommit-PT-10a-CTLFireability-00 2801619 m, 35683 m/sec, 18078866 t fired, .
Time elapsed: 2239 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/480 13/32 StigmergyCommit-PT-10a-CTLFireability-00 2972001 m, 34076 m/sec, 19378619 t fired, .
Time elapsed: 2244 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/480 14/32 StigmergyCommit-PT-10a-CTLFireability-00 3149457 m, 35491 m/sec, 20738852 t fired, .
Time elapsed: 2249 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/480 15/32 StigmergyCommit-PT-10a-CTLFireability-00 3322911 m, 34690 m/sec, 21996388 t fired, .
Time elapsed: 2254 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/480 15/32 StigmergyCommit-PT-10a-CTLFireability-00 3491852 m, 33788 m/sec, 23274650 t fired, .
Time elapsed: 2259 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/480 16/32 StigmergyCommit-PT-10a-CTLFireability-00 3657509 m, 33131 m/sec, 24563236 t fired, .
Time elapsed: 2264 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/480 17/32 StigmergyCommit-PT-10a-CTLFireability-00 3833103 m, 35118 m/sec, 25908071 t fired, .
Time elapsed: 2269 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/480 18/32 StigmergyCommit-PT-10a-CTLFireability-00 4002351 m, 33849 m/sec, 27219874 t fired, .
Time elapsed: 2274 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/480 18/32 StigmergyCommit-PT-10a-CTLFireability-00 4174538 m, 34437 m/sec, 28456765 t fired, .
Time elapsed: 2279 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/480 19/32 StigmergyCommit-PT-10a-CTLFireability-00 4344191 m, 33930 m/sec, 29795853 t fired, .
Time elapsed: 2284 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 130/480 20/32 StigmergyCommit-PT-10a-CTLFireability-00 4515734 m, 34308 m/sec, 31050061 t fired, .
Time elapsed: 2289 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 135/480 21/32 StigmergyCommit-PT-10a-CTLFireability-00 4684413 m, 33735 m/sec, 32211974 t fired, .
Time elapsed: 2294 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 140/480 21/32 StigmergyCommit-PT-10a-CTLFireability-00 4847348 m, 32587 m/sec, 33366050 t fired, .
Time elapsed: 2299 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 145/480 22/32 StigmergyCommit-PT-10a-CTLFireability-00 5020964 m, 34723 m/sec, 34695979 t fired, .
Time elapsed: 2304 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 150/480 23/32 StigmergyCommit-PT-10a-CTLFireability-00 5185608 m, 32928 m/sec, 36016123 t fired, .
Time elapsed: 2309 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 155/480 23/32 StigmergyCommit-PT-10a-CTLFireability-00 5360287 m, 34935 m/sec, 37356152 t fired, .
Time elapsed: 2314 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 160/480 24/32 StigmergyCommit-PT-10a-CTLFireability-00 5533944 m, 34731 m/sec, 38699542 t fired, .
Time elapsed: 2319 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 165/480 25/32 StigmergyCommit-PT-10a-CTLFireability-00 5702979 m, 33807 m/sec, 40055221 t fired, .
Time elapsed: 2324 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 170/480 26/32 StigmergyCommit-PT-10a-CTLFireability-00 5871033 m, 33610 m/sec, 41393410 t fired, .
Time elapsed: 2329 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 175/480 26/32 StigmergyCommit-PT-10a-CTLFireability-00 6039132 m, 33619 m/sec, 42578884 t fired, .
Time elapsed: 2334 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 180/480 27/32 StigmergyCommit-PT-10a-CTLFireability-00 6203682 m, 32910 m/sec, 43660398 t fired, .
Time elapsed: 2339 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 185/480 28/32 StigmergyCommit-PT-10a-CTLFireability-00 6369770 m, 33217 m/sec, 44756445 t fired, .
Time elapsed: 2344 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 190/480 28/32 StigmergyCommit-PT-10a-CTLFireability-00 6547260 m, 35498 m/sec, 46036382 t fired, .
Time elapsed: 2349 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 195/480 29/32 StigmergyCommit-PT-10a-CTLFireability-00 6715202 m, 33588 m/sec, 47323624 t fired, .
Time elapsed: 2354 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 200/480 30/32 StigmergyCommit-PT-10a-CTLFireability-00 6890478 m, 35055 m/sec, 48661266 t fired, .
Time elapsed: 2359 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 205/480 31/32 StigmergyCommit-PT-10a-CTLFireability-00 7065738 m, 35052 m/sec, 49933916 t fired, .
Time elapsed: 2364 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 210/480 31/32 StigmergyCommit-PT-10a-CTLFireability-00 7235670 m, 33986 m/sec, 51228933 t fired, .
Time elapsed: 2369 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 215/480 32/32 StigmergyCommit-PT-10a-CTLFireability-00 7401894 m, 33244 m/sec, 52520987 t fired, .
Time elapsed: 2374 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-10a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-08: DISJ 0 0 0 0 2 0 2 0
StigmergyCommit-PT-10a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-10a-CTLFireability-15: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2379 secs. Pages in use: 42
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 62 (type EXCL) for 57 StigmergyCommit-PT-10a-CTLFireability-15
lola: time limit : 610 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-15
lola: result : false
lola: markings : 4795
lola: fired transitions : 9133
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 StigmergyCommit-PT-10a-CTLFireability-02
lola: time limit : 1220 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for StigmergyCommit-PT-10a-CTLFireability-02
lola: result : true
lola: markings : 13
lola: fired transitions : 73
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-10a-CTLFireability-00: CTL unknown AGGR
StigmergyCommit-PT-10a-CTLFireability-01: CTL unknown AGGR
StigmergyCommit-PT-10a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-10a-CTLFireability-03: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-04: SP ACTL true LTL model checker
StigmergyCommit-PT-10a-CTLFireability-05: CTL unknown AGGR
StigmergyCommit-PT-10a-CTLFireability-06: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-07: CTL unknown AGGR
StigmergyCommit-PT-10a-CTLFireability-08: DISJ unknown DISJ
StigmergyCommit-PT-10a-CTLFireability-09: CTL unknown AGGR
StigmergyCommit-PT-10a-CTLFireability-10: DISJ false DISJ
StigmergyCommit-PT-10a-CTLFireability-11: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-10a-CTLFireability-13: CTL unknown AGGR
StigmergyCommit-PT-10a-CTLFireability-14: CONJ false state space /EXEF
StigmergyCommit-PT-10a-CTLFireability-15: EFAG true tscc_search
Time elapsed: 2380 secs. Pages in use: 42
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-10a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is StigmergyCommit-PT-10a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r454-smll-167912646500522"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-10a.tgz
mv StigmergyCommit-PT-10a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;