About the Execution of LoLA for StigmergyCommit-PT-05b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3599.287 | 1029840.00 | 1042832.00 | 2939.70 | ??FT?T??T??FFF?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r454-smll-167912646400450.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is StigmergyCommit-PT-05b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r454-smll-167912646400450
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.8M
-rw-r--r-- 1 mcc users 7.3K Feb 26 10:52 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Feb 26 10:52 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Feb 26 10:52 CTLFireability.txt
-rw-r--r-- 1 mcc users 37K Feb 26 10:52 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.9K Feb 26 10:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 101K Feb 26 10:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.1K Feb 26 10:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Feb 26 10:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 1.4M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-00
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-01
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-02
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-03
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-04
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-05
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-06
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-07
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-08
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-09
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-10
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-11
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-12
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-13
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-14
FORMULA_NAME StigmergyCommit-PT-05b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679366661634
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyCommit-PT-05b
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT StigmergyCommit-PT-05b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA StigmergyCommit-PT-05b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-05b-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-05b-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-05b-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-05b-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-05b-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-05b-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679367691474
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 7 (type EXCL) for 6 StigmergyCommit-PT-05b-CTLFireability-02
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-03: DISJ 0 1 0 0 2 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-08: EF 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 0/211 1/32 StigmergyCommit-PT-05b-CTLFireability-02 1226 m, 245 m/sec, 3085 t fired, .
Time elapsed: 9 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-03: DISJ 0 1 0 0 2 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-08: EF 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/211 1/32 StigmergyCommit-PT-05b-CTLFireability-02 193578 m, 38470 m/sec, 714470 t fired, .
Time elapsed: 14 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 54 (type FNDP) for 9 StigmergyCommit-PT-05b-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type EQUN) for 9 StigmergyCommit-PT-05b-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 57 (type SRCH) for 9 StigmergyCommit-PT-05b-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 57 (type SRCH) for StigmergyCommit-PT-05b-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 54 (type FNDP) for StigmergyCommit-PT-05b-CTLFireability-03
lola: result : true
lola: fired transitions : 16
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 55 (type EQUN) for StigmergyCommit-PT-05b-CTLFireability-03 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 58 (type FNDP) for 28 StigmergyCommit-PT-05b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type EQUN) for 28 StigmergyCommit-PT-05b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 61 (type SRCH) for 28 StigmergyCommit-PT-05b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 58 (type FNDP) for StigmergyCommit-PT-05b-CTLFireability-08
lola: result : true
lola: fired transitions : 12
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 59 (type EQUN) for StigmergyCommit-PT-05b-CTLFireability-08 (obsolete)
lola: CANCELED task # 61 (type SRCH) for StigmergyCommit-PT-05b-CTLFireability-08 (obsolete)
lola: FINISHED task # 61 (type SRCH) for StigmergyCommit-PT-05b-CTLFireability-08
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-55.sara.
sara: try reading problem file /home/mcc/execution/CTLFireability-59.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 55 (type EQUN) for StigmergyCommit-PT-05b-CTLFireability-03
lola: result : true
lola: FINISHED task # 59 (type EQUN) for StigmergyCommit-PT-05b-CTLFireability-08
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/256 3/32 StigmergyCommit-PT-05b-CTLFireability-02 597885 m, 80861 m/sec, 2412785 t fired, .
Time elapsed: 19 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/256 5/32 StigmergyCommit-PT-05b-CTLFireability-02 1092418 m, 98906 m/sec, 4960519 t fired, .
Time elapsed: 24 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/256 7/32 StigmergyCommit-PT-05b-CTLFireability-02 1571224 m, 95761 m/sec, 7529623 t fired, .
Time elapsed: 29 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/256 9/32 StigmergyCommit-PT-05b-CTLFireability-02 1988560 m, 83467 m/sec, 10111221 t fired, .
Time elapsed: 34 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/256 11/32 StigmergyCommit-PT-05b-CTLFireability-02 2395339 m, 81355 m/sec, 12599288 t fired, .
Time elapsed: 39 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/256 13/32 StigmergyCommit-PT-05b-CTLFireability-02 2812455 m, 83423 m/sec, 15111078 t fired, .
Time elapsed: 44 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 7 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-02
lola: result : false
lola: markings : 3203499
lola: fired transitions : 17441833
lola: time used : 40.000000
lola: memory pages used : 14
lola: LAUNCH task # 50 (type EXCL) for 49 StigmergyCommit-PT-05b-CTLFireability-15
lola: time limit : 273 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 0/273 1/32 StigmergyCommit-PT-05b-CTLFireability-15 31901 m, 6380 m/sec, 34932 t fired, .
Time elapsed: 49 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 5/273 5/32 StigmergyCommit-PT-05b-CTLFireability-15 375276 m, 68675 m/sec, 701318 t fired, .
Time elapsed: 54 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 10/273 7/32 StigmergyCommit-PT-05b-CTLFireability-15 685151 m, 61975 m/sec, 1274337 t fired, .
Time elapsed: 59 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 15/273 8/32 StigmergyCommit-PT-05b-CTLFireability-15 959942 m, 54958 m/sec, 1937627 t fired, .
Time elapsed: 64 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 20/273 9/32 StigmergyCommit-PT-05b-CTLFireability-15 1262676 m, 60546 m/sec, 2578415 t fired, .
Time elapsed: 69 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 25/273 11/32 StigmergyCommit-PT-05b-CTLFireability-15 1567715 m, 61007 m/sec, 3217807 t fired, .
Time elapsed: 74 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 30/273 12/32 StigmergyCommit-PT-05b-CTLFireability-15 1892788 m, 65014 m/sec, 3798379 t fired, .
Time elapsed: 79 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 35/273 15/32 StigmergyCommit-PT-05b-CTLFireability-15 2262917 m, 74025 m/sec, 4430558 t fired, .
Time elapsed: 84 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 41/273 16/32 StigmergyCommit-PT-05b-CTLFireability-15 2587097 m, 64836 m/sec, 5046584 t fired, .
Time elapsed: 90 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 46/273 18/32 StigmergyCommit-PT-05b-CTLFireability-15 2891676 m, 60915 m/sec, 5683038 t fired, .
Time elapsed: 95 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 51/273 20/32 StigmergyCommit-PT-05b-CTLFireability-15 3180269 m, 57718 m/sec, 6329333 t fired, .
Time elapsed: 100 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 56/273 22/32 StigmergyCommit-PT-05b-CTLFireability-15 3488315 m, 61609 m/sec, 6977039 t fired, .
Time elapsed: 105 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 61/273 24/32 StigmergyCommit-PT-05b-CTLFireability-15 3811829 m, 64702 m/sec, 7605566 t fired, .
Time elapsed: 110 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 66/273 25/32 StigmergyCommit-PT-05b-CTLFireability-15 4020010 m, 41636 m/sec, 8308125 t fired, .
Time elapsed: 115 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 71/273 27/32 StigmergyCommit-PT-05b-CTLFireability-15 4279903 m, 51978 m/sec, 8983668 t fired, .
Time elapsed: 120 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 76/273 28/32 StigmergyCommit-PT-05b-CTLFireability-15 4520304 m, 48080 m/sec, 9630283 t fired, .
Time elapsed: 125 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 81/273 29/32 StigmergyCommit-PT-05b-CTLFireability-15 4722446 m, 40428 m/sec, 10296982 t fired, .
Time elapsed: 130 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 86/273 31/32 StigmergyCommit-PT-05b-CTLFireability-15 4974230 m, 50356 m/sec, 10958389 t fired, .
Time elapsed: 135 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 91/273 32/32 StigmergyCommit-PT-05b-CTLFireability-15 5183002 m, 41754 m/sec, 11613280 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 StigmergyCommit-PT-05b-CTLFireability-14
lola: time limit : 287 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/287 2/32 StigmergyCommit-PT-05b-CTLFireability-14 144552 m, 28910 m/sec, 702925 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/287 4/32 StigmergyCommit-PT-05b-CTLFireability-14 282150 m, 27519 m/sec, 1382805 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/287 6/32 StigmergyCommit-PT-05b-CTLFireability-14 412204 m, 26010 m/sec, 2026844 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/287 7/32 StigmergyCommit-PT-05b-CTLFireability-14 537322 m, 25023 m/sec, 2650549 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 25/287 8/32 StigmergyCommit-PT-05b-CTLFireability-14 659224 m, 24380 m/sec, 3231430 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 30/287 10/32 StigmergyCommit-PT-05b-CTLFireability-14 774328 m, 23020 m/sec, 3805041 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 35/287 11/32 StigmergyCommit-PT-05b-CTLFireability-14 886082 m, 22350 m/sec, 4349033 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 40/287 12/32 StigmergyCommit-PT-05b-CTLFireability-14 993463 m, 21476 m/sec, 4883739 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 45/287 13/32 StigmergyCommit-PT-05b-CTLFireability-14 1097612 m, 20829 m/sec, 5402669 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 50/287 14/32 StigmergyCommit-PT-05b-CTLFireability-14 1193380 m, 19153 m/sec, 5917269 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 55/287 15/32 StigmergyCommit-PT-05b-CTLFireability-14 1291317 m, 19587 m/sec, 6406742 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 60/287 16/32 StigmergyCommit-PT-05b-CTLFireability-14 1385547 m, 18846 m/sec, 6878257 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 65/287 17/32 StigmergyCommit-PT-05b-CTLFireability-14 1477530 m, 18396 m/sec, 7347139 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 70/287 18/32 StigmergyCommit-PT-05b-CTLFireability-14 1582484 m, 20990 m/sec, 7958564 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 75/287 19/32 StigmergyCommit-PT-05b-CTLFireability-14 1693654 m, 22234 m/sec, 8623141 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 80/287 21/32 StigmergyCommit-PT-05b-CTLFireability-14 1798255 m, 20920 m/sec, 9235864 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 85/287 22/32 StigmergyCommit-PT-05b-CTLFireability-14 1897797 m, 19908 m/sec, 9831452 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 90/287 23/32 StigmergyCommit-PT-05b-CTLFireability-14 1993560 m, 19152 m/sec, 10404218 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 95/287 24/32 StigmergyCommit-PT-05b-CTLFireability-14 2089352 m, 19158 m/sec, 10951058 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 100/287 25/32 StigmergyCommit-PT-05b-CTLFireability-14 2178381 m, 17805 m/sec, 11483643 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 105/287 26/32 StigmergyCommit-PT-05b-CTLFireability-14 2264153 m, 17154 m/sec, 11997074 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 110/287 27/32 StigmergyCommit-PT-05b-CTLFireability-14 2348855 m, 16940 m/sec, 12494241 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 115/287 28/32 StigmergyCommit-PT-05b-CTLFireability-14 2430506 m, 16330 m/sec, 12979477 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 120/287 29/32 StigmergyCommit-PT-05b-CTLFireability-14 2510875 m, 16073 m/sec, 13460185 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 125/287 30/32 StigmergyCommit-PT-05b-CTLFireability-14 2590221 m, 15869 m/sec, 13934746 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 130/287 30/32 StigmergyCommit-PT-05b-CTLFireability-14 2667973 m, 15550 m/sec, 14394706 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 135/287 31/32 StigmergyCommit-PT-05b-CTLFireability-14 2738020 m, 14009 m/sec, 14857623 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 140/287 32/32 StigmergyCommit-PT-05b-CTLFireability-14 2811809 m, 14757 m/sec, 15286379 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 145/287 32/32 StigmergyCommit-PT-05b-CTLFireability-14 2879885 m, 13615 m/sec, 15719445 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 StigmergyCommit-PT-05b-CTLFireability-12
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-12
lola: result : false
lola: markings : 201
lola: fired transitions : 203
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 StigmergyCommit-PT-05b-CTLFireability-10
lola: time limit : 330 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/330 3/32 StigmergyCommit-PT-05b-CTLFireability-10 172420 m, 34484 m/sec, 671635 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/330 5/32 StigmergyCommit-PT-05b-CTLFireability-10 335565 m, 32629 m/sec, 1310061 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/330 6/32 StigmergyCommit-PT-05b-CTLFireability-10 484931 m, 29873 m/sec, 1917733 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/330 8/32 StigmergyCommit-PT-05b-CTLFireability-10 633113 m, 29636 m/sec, 2481514 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/330 10/32 StigmergyCommit-PT-05b-CTLFireability-10 771357 m, 27648 m/sec, 3032403 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/330 11/32 StigmergyCommit-PT-05b-CTLFireability-10 904427 m, 26614 m/sec, 3549113 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/330 12/32 StigmergyCommit-PT-05b-CTLFireability-10 1031977 m, 25510 m/sec, 4057189 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/330 14/32 StigmergyCommit-PT-05b-CTLFireability-10 1157165 m, 25037 m/sec, 4542916 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/330 15/32 StigmergyCommit-PT-05b-CTLFireability-10 1268009 m, 22168 m/sec, 5036049 t fired, .
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 50/330 16/32 StigmergyCommit-PT-05b-CTLFireability-10 1381880 m, 22774 m/sec, 5484841 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 55/330 17/32 StigmergyCommit-PT-05b-CTLFireability-10 1488408 m, 21305 m/sec, 5931634 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 60/330 18/32 StigmergyCommit-PT-05b-CTLFireability-10 1610003 m, 24319 m/sec, 6523630 t fired, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 65/330 20/32 StigmergyCommit-PT-05b-CTLFireability-10 1733633 m, 24726 m/sec, 7142318 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 70/330 21/32 StigmergyCommit-PT-05b-CTLFireability-10 1850694 m, 23412 m/sec, 7712539 t fired, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 75/330 23/32 StigmergyCommit-PT-05b-CTLFireability-10 1959286 m, 21718 m/sec, 8266412 t fired, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 80/330 24/32 StigmergyCommit-PT-05b-CTLFireability-10 2067544 m, 21651 m/sec, 8792248 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 85/330 25/32 StigmergyCommit-PT-05b-CTLFireability-10 2171394 m, 20770 m/sec, 9297568 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 90/330 26/32 StigmergyCommit-PT-05b-CTLFireability-10 2268157 m, 19352 m/sec, 9779410 t fired, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 95/330 27/32 StigmergyCommit-PT-05b-CTLFireability-10 2364913 m, 19351 m/sec, 10248865 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 100/330 28/32 StigmergyCommit-PT-05b-CTLFireability-10 2456468 m, 18311 m/sec, 10705054 t fired, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 105/330 29/32 StigmergyCommit-PT-05b-CTLFireability-10 2545921 m, 17890 m/sec, 11150620 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 110/330 30/32 StigmergyCommit-PT-05b-CTLFireability-10 2633888 m, 17593 m/sec, 11575536 t fired, .
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 115/330 31/32 StigmergyCommit-PT-05b-CTLFireability-10 2711782 m, 15578 m/sec, 12020324 t fired, .
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 120/330 32/32 StigmergyCommit-PT-05b-CTLFireability-10 2795576 m, 16758 m/sec, 12420506 t fired, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 125/330 32/32 StigmergyCommit-PT-05b-CTLFireability-10 2870906 m, 15066 m/sec, 12818628 t fired, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 31 StigmergyCommit-PT-05b-CTLFireability-09
lola: time limit : 352 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/352 4/32 StigmergyCommit-PT-05b-CTLFireability-09 364215 m, 72843 m/sec, 676133 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/352 7/32 StigmergyCommit-PT-05b-CTLFireability-09 709395 m, 69036 m/sec, 1329668 t fired, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/352 8/32 StigmergyCommit-PT-05b-CTLFireability-09 999322 m, 57985 m/sec, 2001745 t fired, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/352 9/32 StigmergyCommit-PT-05b-CTLFireability-09 1319321 m, 63999 m/sec, 2657040 t fired, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/352 11/32 StigmergyCommit-PT-05b-CTLFireability-09 1616146 m, 59365 m/sec, 3307258 t fired, .
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/352 13/32 StigmergyCommit-PT-05b-CTLFireability-09 1957516 m, 68274 m/sec, 3911588 t fired, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/352 15/32 StigmergyCommit-PT-05b-CTLFireability-09 2326979 m, 73892 m/sec, 4528785 t fired, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/352 17/32 StigmergyCommit-PT-05b-CTLFireability-09 2658163 m, 66236 m/sec, 5168337 t fired, .
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/352 18/32 StigmergyCommit-PT-05b-CTLFireability-09 2943770 m, 57121 m/sec, 5822466 t fired, .
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/352 20/32 StigmergyCommit-PT-05b-CTLFireability-09 3250543 m, 61354 m/sec, 6477160 t fired, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 55/352 22/32 StigmergyCommit-PT-05b-CTLFireability-09 3579924 m, 65876 m/sec, 7129219 t fired, .
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 60/352 24/32 StigmergyCommit-PT-05b-CTLFireability-09 3867048 m, 57424 m/sec, 7799074 t fired, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 65/352 26/32 StigmergyCommit-PT-05b-CTLFireability-09 4100649 m, 46720 m/sec, 8517034 t fired, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 70/352 27/32 StigmergyCommit-PT-05b-CTLFireability-09 4353448 m, 50559 m/sec, 9210568 t fired, .
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 75/352 29/32 StigmergyCommit-PT-05b-CTLFireability-09 4601235 m, 49557 m/sec, 9877848 t fired, .
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 80/352 30/32 StigmergyCommit-PT-05b-CTLFireability-09 4835243 m, 46801 m/sec, 10568082 t fired, .
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 85/352 32/32 StigmergyCommit-PT-05b-CTLFireability-09 5071426 m, 47236 m/sec, 11238147 t fired, .
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 StigmergyCommit-PT-05b-CTLFireability-07
lola: time limit : 385 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/385 4/32 StigmergyCommit-PT-05b-CTLFireability-07 361194 m, 72238 m/sec, 671372 t fired, .
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/385 7/32 StigmergyCommit-PT-05b-CTLFireability-07 702400 m, 68241 m/sec, 1318948 t fired, .
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/385 8/32 StigmergyCommit-PT-05b-CTLFireability-07 992076 m, 57935 m/sec, 1987579 t fired, .
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/385 9/32 StigmergyCommit-PT-05b-CTLFireability-07 1308833 m, 63351 m/sec, 2633889 t fired, .
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/385 11/32 StigmergyCommit-PT-05b-CTLFireability-07 1602462 m, 58725 m/sec, 3281478 t fired, .
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/385 13/32 StigmergyCommit-PT-05b-CTLFireability-07 1942033 m, 67914 m/sec, 3880349 t fired, .
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/385 15/32 StigmergyCommit-PT-05b-CTLFireability-07 2281179 m, 67829 m/sec, 4519935 t fired, .
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 40/385 17/32 StigmergyCommit-PT-05b-CTLFireability-07 2618856 m, 67535 m/sec, 5152639 t fired, .
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 45/385 18/32 StigmergyCommit-PT-05b-CTLFireability-07 2927619 m, 61752 m/sec, 5793165 t fired, .
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 50/385 20/32 StigmergyCommit-PT-05b-CTLFireability-07 3201660 m, 54808 m/sec, 6426921 t fired, .
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 55/385 22/32 StigmergyCommit-PT-05b-CTLFireability-07 3503102 m, 60288 m/sec, 7099385 t fired, .
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 60/385 24/32 StigmergyCommit-PT-05b-CTLFireability-07 3822389 m, 63857 m/sec, 7722196 t fired, .
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 65/385 26/32 StigmergyCommit-PT-05b-CTLFireability-07 4091990 m, 53920 m/sec, 8401132 t fired, .
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 70/385 27/32 StigmergyCommit-PT-05b-CTLFireability-07 4290551 m, 39712 m/sec, 9102462 t fired, .
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 75/385 29/32 StigmergyCommit-PT-05b-CTLFireability-07 4555293 m, 52948 m/sec, 9782765 t fired, .
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 80/385 30/32 StigmergyCommit-PT-05b-CTLFireability-07 4758230 m, 40587 m/sec, 10472412 t fired, .
Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 85/385 31/32 StigmergyCommit-PT-05b-CTLFireability-07 5011381 m, 50630 m/sec, 11132082 t fired, .
Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 StigmergyCommit-PT-05b-CTLFireability-06
lola: time limit : 427 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/427 2/32 StigmergyCommit-PT-05b-CTLFireability-06 157721 m, 31544 m/sec, 774713 t fired, .
Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/427 4/32 StigmergyCommit-PT-05b-CTLFireability-06 310412 m, 30538 m/sec, 1520193 t fired, .
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/427 6/32 StigmergyCommit-PT-05b-CTLFireability-06 450621 m, 28041 m/sec, 2218410 t fired, .
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/427 8/32 StigmergyCommit-PT-05b-CTLFireability-06 587050 m, 27285 m/sec, 2883489 t fired, .
Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/427 9/32 StigmergyCommit-PT-05b-CTLFireability-06 715795 m, 25749 m/sec, 3513991 t fired, .
Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/427 10/32 StigmergyCommit-PT-05b-CTLFireability-06 838144 m, 24469 m/sec, 4123312 t fired, .
Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 35/427 12/32 StigmergyCommit-PT-05b-CTLFireability-06 957880 m, 23947 m/sec, 4706777 t fired, .
Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 40/427 13/32 StigmergyCommit-PT-05b-CTLFireability-06 1072312 m, 22886 m/sec, 5277015 t fired, .
Time elapsed: 645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 45/427 14/32 StigmergyCommit-PT-05b-CTLFireability-06 1184850 m, 22507 m/sec, 5824079 t fired, .
Time elapsed: 650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 50/427 15/32 StigmergyCommit-PT-05b-CTLFireability-06 1281698 m, 19369 m/sec, 6359133 t fired, .
Time elapsed: 655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 55/427 16/32 StigmergyCommit-PT-05b-CTLFireability-06 1382332 m, 20126 m/sec, 6856911 t fired, .
Time elapsed: 660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 60/427 17/32 StigmergyCommit-PT-05b-CTLFireability-06 1479377 m, 19409 m/sec, 7357573 t fired, .
Time elapsed: 665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 65/427 18/32 StigmergyCommit-PT-05b-CTLFireability-06 1597477 m, 23620 m/sec, 8046330 t fired, .
Time elapsed: 670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 70/427 20/32 StigmergyCommit-PT-05b-CTLFireability-06 1720330 m, 24570 m/sec, 8783475 t fired, .
Time elapsed: 675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 75/427 21/32 StigmergyCommit-PT-05b-CTLFireability-06 1839300 m, 23794 m/sec, 9481962 t fired, .
Time elapsed: 680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 80/427 23/32 StigmergyCommit-PT-05b-CTLFireability-06 1953055 m, 22751 m/sec, 10162698 t fired, .
Time elapsed: 685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 85/427 24/32 StigmergyCommit-PT-05b-CTLFireability-06 2063527 m, 22094 m/sec, 10810333 t fired, .
Time elapsed: 690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 90/427 25/32 StigmergyCommit-PT-05b-CTLFireability-06 2168778 m, 21050 m/sec, 11427311 t fired, .
Time elapsed: 695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 95/427 26/32 StigmergyCommit-PT-05b-CTLFireability-06 2268476 m, 19939 m/sec, 12023489 t fired, .
Time elapsed: 700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 100/427 27/32 StigmergyCommit-PT-05b-CTLFireability-06 2365824 m, 19469 m/sec, 12593108 t fired, .
Time elapsed: 705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 105/427 28/32 StigmergyCommit-PT-05b-CTLFireability-06 2455682 m, 17971 m/sec, 13130633 t fired, .
Time elapsed: 710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 110/427 29/32 StigmergyCommit-PT-05b-CTLFireability-06 2545036 m, 17870 m/sec, 13665346 t fired, .
Time elapsed: 715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 115/427 30/32 StigmergyCommit-PT-05b-CTLFireability-06 2635943 m, 18181 m/sec, 14195798 t fired, .
Time elapsed: 720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 120/427 31/32 StigmergyCommit-PT-05b-CTLFireability-06 2715841 m, 15979 m/sec, 14726842 t fired, .
Time elapsed: 725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 125/427 32/32 StigmergyCommit-PT-05b-CTLFireability-06 2801533 m, 17138 m/sec, 15225447 t fired, .
Time elapsed: 730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 130/427 32/32 StigmergyCommit-PT-05b-CTLFireability-06 2879010 m, 15495 m/sec, 15714908 t fired, .
Time elapsed: 735 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 740 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 StigmergyCommit-PT-05b-CTLFireability-05
lola: time limit : 476 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-05
lola: result : true
lola: markings : 201
lola: fired transitions : 602
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 StigmergyCommit-PT-05b-CTLFireability-00
lola: time limit : 572 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/572 3/32 StigmergyCommit-PT-05b-CTLFireability-00 225219 m, 45043 m/sec, 658245 t fired, .
Time elapsed: 745 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/572 6/32 StigmergyCommit-PT-05b-CTLFireability-00 441642 m, 43284 m/sec, 1290896 t fired, .
Time elapsed: 750 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/572 8/32 StigmergyCommit-PT-05b-CTLFireability-00 645060 m, 40683 m/sec, 1871041 t fired, .
Time elapsed: 755 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/572 10/32 StigmergyCommit-PT-05b-CTLFireability-00 818048 m, 34597 m/sec, 2387308 t fired, .
Time elapsed: 760 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/572 12/32 StigmergyCommit-PT-05b-CTLFireability-00 993128 m, 35016 m/sec, 2896262 t fired, .
Time elapsed: 765 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/572 14/32 StigmergyCommit-PT-05b-CTLFireability-00 1151352 m, 31644 m/sec, 3355161 t fired, .
Time elapsed: 770 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/572 15/32 StigmergyCommit-PT-05b-CTLFireability-00 1293275 m, 28384 m/sec, 3830376 t fired, .
Time elapsed: 775 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/572 16/32 StigmergyCommit-PT-05b-CTLFireability-00 1433706 m, 28086 m/sec, 4262398 t fired, .
Time elapsed: 780 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/572 18/32 StigmergyCommit-PT-05b-CTLFireability-00 1597790 m, 32816 m/sec, 4852677 t fired, .
Time elapsed: 785 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/572 20/32 StigmergyCommit-PT-05b-CTLFireability-00 1768141 m, 34070 m/sec, 5520238 t fired, .
Time elapsed: 790 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/572 22/32 StigmergyCommit-PT-05b-CTLFireability-00 1926454 m, 31662 m/sec, 6150642 t fired, .
Time elapsed: 795 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/572 24/32 StigmergyCommit-PT-05b-CTLFireability-00 2078333 m, 30375 m/sec, 6730770 t fired, .
Time elapsed: 800 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/572 26/32 StigmergyCommit-PT-05b-CTLFireability-00 2215324 m, 27398 m/sec, 7274794 t fired, .
Time elapsed: 805 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/572 27/32 StigmergyCommit-PT-05b-CTLFireability-00 2344464 m, 25828 m/sec, 7784404 t fired, .
Time elapsed: 810 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/572 28/32 StigmergyCommit-PT-05b-CTLFireability-00 2466410 m, 24389 m/sec, 8261698 t fired, .
Time elapsed: 815 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/572 30/32 StigmergyCommit-PT-05b-CTLFireability-00 2582295 m, 23177 m/sec, 8723194 t fired, .
Time elapsed: 820 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/572 31/32 StigmergyCommit-PT-05b-CTLFireability-00 2676821 m, 18905 m/sec, 9148051 t fired, .
Time elapsed: 825 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/572 31/32 StigmergyCommit-PT-05b-CTLFireability-00 2780914 m, 20818 m/sec, 9553666 t fired, .
Time elapsed: 830 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/572 32/32 StigmergyCommit-PT-05b-CTLFireability-00 2879743 m, 19765 m/sec, 9959820 t fired, .
Time elapsed: 835 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-11: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 840 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 53 (type EXCL) for 37 StigmergyCommit-PT-05b-CTLFireability-11
lola: time limit : 690 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-11
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 StigmergyCommit-PT-05b-CTLFireability-13
lola: time limit : 920 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-13
lola: result : false
lola: markings : 14
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 StigmergyCommit-PT-05b-CTLFireability-04
lola: time limit : 1380 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/1380 2/32 StigmergyCommit-PT-05b-CTLFireability-04 428875 m, 85775 m/sec, 2477480 t fired, .
Time elapsed: 845 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/1380 4/32 StigmergyCommit-PT-05b-CTLFireability-04 827566 m, 79738 m/sec, 5107310 t fired, .
Time elapsed: 850 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/1380 6/32 StigmergyCommit-PT-05b-CTLFireability-04 1167523 m, 67991 m/sec, 7632982 t fired, .
Time elapsed: 855 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/1380 7/32 StigmergyCommit-PT-05b-CTLFireability-04 1522226 m, 70940 m/sec, 10188835 t fired, .
Time elapsed: 860 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/1380 9/32 StigmergyCommit-PT-05b-CTLFireability-04 1856547 m, 66864 m/sec, 12874752 t fired, .
Time elapsed: 865 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/1380 10/32 StigmergyCommit-PT-05b-CTLFireability-04 2151214 m, 58933 m/sec, 15254016 t fired, .
Time elapsed: 870 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/1380 12/32 StigmergyCommit-PT-05b-CTLFireability-04 2483764 m, 66510 m/sec, 17864891 t fired, .
Time elapsed: 875 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/1380 13/32 StigmergyCommit-PT-05b-CTLFireability-04 2818174 m, 66882 m/sec, 20563860 t fired, .
Time elapsed: 880 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 45/1380 14/32 StigmergyCommit-PT-05b-CTLFireability-04 3168439 m, 70053 m/sec, 23020924 t fired, .
Time elapsed: 885 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 50/1380 16/32 StigmergyCommit-PT-05b-CTLFireability-04 3490156 m, 64343 m/sec, 25646700 t fired, .
Time elapsed: 890 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 55/1380 17/32 StigmergyCommit-PT-05b-CTLFireability-04 3813391 m, 64647 m/sec, 28090583 t fired, .
Time elapsed: 895 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 60/1380 19/32 StigmergyCommit-PT-05b-CTLFireability-04 4126437 m, 62609 m/sec, 30635787 t fired, .
Time elapsed: 900 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 65/1380 20/32 StigmergyCommit-PT-05b-CTLFireability-04 4471266 m, 68965 m/sec, 33153583 t fired, .
Time elapsed: 905 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 70/1380 21/32 StigmergyCommit-PT-05b-CTLFireability-04 4756626 m, 57072 m/sec, 35898474 t fired, .
Time elapsed: 910 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 75/1380 23/32 StigmergyCommit-PT-05b-CTLFireability-04 5089150 m, 66504 m/sec, 38526648 t fired, .
Time elapsed: 915 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 80/1380 24/32 StigmergyCommit-PT-05b-CTLFireability-04 5421000 m, 66370 m/sec, 41073117 t fired, .
Time elapsed: 920 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 85/1380 25/32 StigmergyCommit-PT-05b-CTLFireability-04 5699648 m, 55729 m/sec, 43841378 t fired, .
Time elapsed: 925 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 90/1380 27/32 StigmergyCommit-PT-05b-CTLFireability-04 6041341 m, 68338 m/sec, 46369169 t fired, .
Time elapsed: 930 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 95/1380 28/32 StigmergyCommit-PT-05b-CTLFireability-04 6339160 m, 59563 m/sec, 48844514 t fired, .
Time elapsed: 935 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 100/1380 29/32 StigmergyCommit-PT-05b-CTLFireability-04 6651268 m, 62421 m/sec, 51353096 t fired, .
Time elapsed: 940 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 105/1380 31/32 StigmergyCommit-PT-05b-CTLFireability-04 6976181 m, 64982 m/sec, 53847056 t fired, .
Time elapsed: 945 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 110/1380 32/32 StigmergyCommit-PT-05b-CTLFireability-04 7269077 m, 58579 m/sec, 56434162 t fired, .
Time elapsed: 950 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 955 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 StigmergyCommit-PT-05b-CTLFireability-01
lola: time limit : 2645 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/2645 3/32 StigmergyCommit-PT-05b-CTLFireability-01 634178 m, 126835 m/sec, 2306743 t fired, .
Time elapsed: 960 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/2645 6/32 StigmergyCommit-PT-05b-CTLFireability-01 1240942 m, 121352 m/sec, 4814710 t fired, .
Time elapsed: 965 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/2645 8/32 StigmergyCommit-PT-05b-CTLFireability-01 1814490 m, 114709 m/sec, 7308544 t fired, .
Time elapsed: 970 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/2645 11/32 StigmergyCommit-PT-05b-CTLFireability-01 2323718 m, 101845 m/sec, 9851893 t fired, .
Time elapsed: 975 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/2645 13/32 StigmergyCommit-PT-05b-CTLFireability-01 2790911 m, 93438 m/sec, 12469707 t fired, .
Time elapsed: 980 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/2645 15/32 StigmergyCommit-PT-05b-CTLFireability-01 3240129 m, 89843 m/sec, 14969920 t fired, .
Time elapsed: 985 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/2645 16/32 StigmergyCommit-PT-05b-CTLFireability-01 3685262 m, 89026 m/sec, 17415901 t fired, .
Time elapsed: 990 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/2645 18/32 StigmergyCommit-PT-05b-CTLFireability-01 4147712 m, 92490 m/sec, 19877306 t fired, .
Time elapsed: 995 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/2645 20/32 StigmergyCommit-PT-05b-CTLFireability-01 4605578 m, 91573 m/sec, 22265529 t fired, .
Time elapsed: 1000 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/2645 22/32 StigmergyCommit-PT-05b-CTLFireability-01 5043563 m, 87597 m/sec, 24688480 t fired, .
Time elapsed: 1005 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/2645 24/32 StigmergyCommit-PT-05b-CTLFireability-01 5476679 m, 86623 m/sec, 27055184 t fired, .
Time elapsed: 1010 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/2645 26/32 StigmergyCommit-PT-05b-CTLFireability-01 5922236 m, 89111 m/sec, 29612727 t fired, .
Time elapsed: 1015 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/2645 28/32 StigmergyCommit-PT-05b-CTLFireability-01 6458731 m, 107299 m/sec, 31897947 t fired, .
Time elapsed: 1020 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/2645 31/32 StigmergyCommit-PT-05b-CTLFireability-01 6994569 m, 107167 m/sec, 34156044 t fired, .
Time elapsed: 1025 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for StigmergyCommit-PT-05b-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-05b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-05b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1030 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-05b-CTLFireability-00: CTL unknown AGGR
StigmergyCommit-PT-05b-CTLFireability-01: CTL unknown AGGR
StigmergyCommit-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-03: DISJ true findpath
StigmergyCommit-PT-05b-CTLFireability-04: CTL unknown AGGR
StigmergyCommit-PT-05b-CTLFireability-05: CTL true CTL model checker
StigmergyCommit-PT-05b-CTLFireability-06: CTL unknown AGGR
StigmergyCommit-PT-05b-CTLFireability-07: CTL unknown AGGR
StigmergyCommit-PT-05b-CTLFireability-08: EF true findpath
StigmergyCommit-PT-05b-CTLFireability-09: CTL unknown AGGR
StigmergyCommit-PT-05b-CTLFireability-10: CTL unknown AGGR
StigmergyCommit-PT-05b-CTLFireability-11: F false state space / EG
StigmergyCommit-PT-05b-CTLFireability-12: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-05b-CTLFireability-14: CTL unknown AGGR
StigmergyCommit-PT-05b-CTLFireability-15: CTL unknown AGGR
Time elapsed: 1030 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-05b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is StigmergyCommit-PT-05b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r454-smll-167912646400450"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-05b.tgz
mv StigmergyCommit-PT-05b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;