About the Execution of LoLA for SmallOperatingSystem-PT-MT8192DC2048
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6165.304 | 250468.00 | 230834.00 | 889.50 | ?????TF???FFTFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r454-smll-167912646000138.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is SmallOperatingSystem-PT-MT8192DC2048, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r454-smll-167912646000138
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 440K
-rw-r--r-- 1 mcc users 9.6K Feb 25 12:45 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K Feb 25 12:45 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Feb 25 12:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 25 12:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.5K Feb 25 17:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:08 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 17:08 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Feb 25 17:08 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 12:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 25 12:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Feb 25 12:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 25 12:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:08 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 17:08 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 13 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 8.1K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679218201479
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmallOperatingSystem-PT-MT8192DC2048
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT SmallOperatingSystem-PT-MT8192DC2048
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679218451947
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 57 (type FNDP) for 3 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 3 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 60 (type SRCH) for 3 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SRCH) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 57 (type FNDP) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 58 (type EQUN) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 61 (type FNDP) for 53 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 53 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 53 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 64 (type SRCH) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 61 (type FNDP) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15 (obsolete)
lola: CANCELED task # 62 (type EQUN) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 61 (type FNDP) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/CTLFireability-62.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
sara: try reading problem file /home/mcc/execution/CTLFireability-58.sara.
lola: FINISHED task # 58 (type EQUN) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01
lola: result : true
lola: FINISHED task # 62 (type EQUN) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/225 3/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 526587 m, 105317 m/sec, 4089028 t fired, .
Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/225 5/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 1034890 m, 101660 m/sec, 8033685 t fired, .
Time elapsed: 10 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/225 7/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 1531365 m, 99295 m/sec, 11894251 t fired, .
Time elapsed: 15 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/225 9/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 2019133 m, 97553 m/sec, 15680544 t fired, .
Time elapsed: 20 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/225 11/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 2515402 m, 99253 m/sec, 19517723 t fired, .
Time elapsed: 25 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/225 13/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 2998037 m, 96527 m/sec, 23283381 t fired, .
Time elapsed: 30 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/225 15/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 3478219 m, 96036 m/sec, 27016030 t fired, .
Time elapsed: 35 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/225 17/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 3952534 m, 94863 m/sec, 30700939 t fired, .
Time elapsed: 40 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/225 19/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 4423201 m, 94133 m/sec, 34356237 t fired, .
Time elapsed: 45 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/225 21/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 4902054 m, 95770 m/sec, 38078576 t fired, .
Time elapsed: 50 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/225 23/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 5373965 m, 94382 m/sec, 41744398 t fired, .
Time elapsed: 55 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/225 25/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 5845612 m, 94329 m/sec, 45408257 t fired, .
Time elapsed: 60 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/225 27/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 6311506 m, 93178 m/sec, 49025303 t fired, .
Time elapsed: 65 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/225 29/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 6777419 m, 93182 m/sec, 52642693 t fired, .
Time elapsed: 70 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/225 31/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 7244289 m, 93374 m/sec, 56268077 t fired, .
Time elapsed: 75 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 50 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14
lola: time limit : 234 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14
lola: result : true
lola: markings : 16386
lola: fired transitions : 30723
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12
lola: result : true
lola: markings : 18433
lola: fired transitions : 67593
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11
lola: time limit : 293 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10
lola: time limit : 320 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10
lola: result : false
lola: markings : 2049
lola: fired transitions : 2051
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08
lola: time limit : 352 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/352 5/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08 972195 m, 194439 m/sec, 5815998 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/352 9/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08 1942751 m, 194111 m/sec, 11638549 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/352 13/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08 2917242 m, 194898 m/sec, 17484692 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/352 17/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08 3884404 m, 193432 m/sec, 23286888 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/352 21/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08 4857862 m, 194691 m/sec, 29126832 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 30/352 25/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08 5821365 m, 192700 m/sec, 34907065 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 35/352 29/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08 6787885 m, 193304 m/sec, 40705409 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 30 (type EXCL) for 29 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07
lola: time limit : 386 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/386 11/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07 2580837 m, 516167 m/sec, 5156510 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/386 21/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07 4803752 m, 444583 m/sec, 9612819 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/386 28/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07 6631982 m, 365646 m/sec, 13279726 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 30 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 24 (type EXCL) for 23 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05
lola: time limit : 432 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05
lola: result : true
lola: markings : 18431
lola: fired transitions : 47101
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 16 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04
lola: time limit : 494 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/494 10/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04 2254039 m, 450807 m/sec, 6745001 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/494 19/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04 4401609 m, 429514 m/sec, 13187010 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 1 1 0 2 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/494 28/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04 6589103 m, 437498 m/sec, 19748782 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 21 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 1 0 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 16 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04
lola: time limit : 573 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/573 12/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04 2781375 m, 556275 m/sec, 6297279 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/573 22/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04 5417838 m, 527292 m/sec, 12229666 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 1 0 2 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/573 32/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04 7916825 m, 499797 m/sec, 17854152 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL) for 13 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03
lola: time limit : 684 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/684 17/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03 4031082 m, 806216 m/sec, 8048482 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 11 (type EXCL) for 10 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02
lola: time limit : 852 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/852 6/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02 1307150 m, 261430 m/sec, 5204229 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/852 11/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02 2586111 m, 255792 m/sec, 10320284 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/852 17/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02 3854895 m, 253756 m/sec, 15395624 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/852 22/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02 5114778 m, 251976 m/sec, 20435361 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 25/852 27/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02 6370720 m, 251188 m/sec, 25459337 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 36 (type EXCL) for 35 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09
lola: time limit : 1126 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 AGEF EXCL 5/1126 17/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09 4537336 m, 907467 m/sec, 6805649 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 AGEF EXCL 10/1126 31/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09 8541380 m, 800808 m/sec, 12809904 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 1 0 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 27 (type EXCL) for 26 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06
lola: time limit : 1682 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06
lola: result : false
lola: markings : 18433
lola: fired transitions : 38917
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 3 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01
lola: time limit : 3365 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 0 1 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 5/3365 16/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01 3643592 m, 728718 m/sec, 7271389 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 0 1 0 5 0 0 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 10/3365 31/32 SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01 7192576 m, 709796 m/sec, 14369933 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 8 (type EXCL) for SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ 0 0 0 0 5 0 1 1
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ 0 0 0 0 2 0 2 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-00: CTL unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-01: DISJ unknown DISJ
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-02: CTL unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-03: CTL unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-04: DISJ unknown DISJ
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-05: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-06: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-07: CTL unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-08: CTL unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-09: AGEF unknown AGGR
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-11: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-13: CTL false CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT8192DC2048-CTLFireability-15: EF true search / frozen tokens
Time elapsed: 250 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT8192DC2048"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is SmallOperatingSystem-PT-MT8192DC2048, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r454-smll-167912646000138"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT8192DC2048.tgz
mv SmallOperatingSystem-PT-MT8192DC2048 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;