About the Execution of LoLA for SmallOperatingSystem-PT-MT0512DC0256
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6174.008 | 165541.00 | 149878.00 | 628.00 | FT??F??F??FTTTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r454-smll-167912645900082.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is SmallOperatingSystem-PT-MT0512DC0256, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r454-smll-167912645900082
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 552K
-rw-r--r-- 1 mcc users 8.9K Feb 25 12:43 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Feb 25 12:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.0K Feb 25 12:43 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 25 12:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 17:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 17:08 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 17:08 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:08 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 25 12:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 138K Feb 25 12:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 25 12:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 108K Feb 25 12:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 17:08 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 17:08 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 13 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 8.2K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14
FORMULA_NAME SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679191963798
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmallOperatingSystem-PT-MT0512DC0256
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT SmallOperatingSystem-PT-MT0512DC0256
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679192129339
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 4 (type EXCL) for 3 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 48 (type FNDP) for 33 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 33 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 51 (type SRCH) for 33 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 51 (type SRCH) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 48 (type FNDP) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 49 (type EQUN) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11 (obsolete)
lola: FINISHED task # 49 (type EQUN) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11
lola: result : unknown
lola: FINISHED task # 4 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01
lola: result : true
lola: markings : 34690
lola: fired transitions : 36736
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15
lola: result : true
lola: markings : 1026
lola: fired transitions : 4104
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14
lola: result : true
lola: markings : 1029
lola: fired transitions : 2055
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09
lola: time limit : 399 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 4/399 8/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09 1825564 m, 365112 m/sec, 7381479 t fired, .
Time elapsed: 5 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 9/399 16/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09 3787833 m, 392453 m/sec, 15209407 t fired, .
Time elapsed: 10 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 14/399 25/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09 5874364 m, 417306 m/sec, 23531689 t fired, .
Time elapsed: 15 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08
lola: time limit : 447 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/447 8/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08 1766125 m, 353225 m/sec, 4648692 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/447 11/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08 2552933 m, 157361 m/sec, 8929520 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/447 15/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08 3451049 m, 179623 m/sec, 13223552 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/447 18/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08 4300118 m, 169813 m/sec, 17459993 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/447 21/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08 5066759 m, 153328 m/sec, 21671117 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/447 24/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08 5827196 m, 152087 m/sec, 25860859 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/447 27/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08 6581429 m, 150846 m/sec, 30045244 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/447 30/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08 7329458 m, 149605 m/sec, 34070642 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07
lola: time limit : 505 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07
lola: result : false
lola: markings : 34947
lola: fired transitions : 38017
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06
lola: time limit : 589 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/589 11/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06 2398645 m, 479729 m/sec, 7191672 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/589 21/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06 4856859 m, 491642 m/sec, 14560212 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/589 31/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06 7273662 m, 483360 m/sec, 21805115 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05
lola: time limit : 703 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/703 7/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05 1623753 m, 324750 m/sec, 7991701 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/703 14/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05 3129336 m, 301116 m/sec, 15513378 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/703 20/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05 4572240 m, 288580 m/sec, 22723810 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/703 26/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05 6011002 m, 287752 m/sec, 29818041 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/703 31/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05 7362560 m, 270311 m/sec, 36643418 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04
lola: time limit : 871 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04
lola: result : false
lola: markings : 199168
lola: fired transitions : 397058
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03
lola: time limit : 1161 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 4/1161 6/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03 1404332 m, 280866 m/sec, 5591067 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 9/1161 13/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03 2862192 m, 291572 m/sec, 11395682 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 14/1161 19/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03 4307768 m, 289115 m/sec, 17149615 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 19/1161 25/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03 5739045 m, 286255 m/sec, 22846770 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 24/1161 30/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03 7070040 m, 266199 m/sec, 28142576 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02
lola: time limit : 1727 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/1727 10/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02 2219696 m, 443939 m/sec, 7142119 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/1727 19/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02 4311517 m, 418364 m/sec, 13376752 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/1727 28/32 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02 6477880 m, 433272 m/sec, 19831039 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00
lola: time limit : 3435 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00
lola: result : false
lola: markings : 513
lola: fired transitions : 516
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-00: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-01: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-02: CTL unknown AGGR
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-03: CTL unknown AGGR
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-04: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-05: CTL unknown AGGR
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-06: CTL unknown AGGR
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-07: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-08: CTL unknown AGGR
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-09: CTL unknown AGGR
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-10: CTL false CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-11: EF true findpath
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-12: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-13: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-14: CTL true CTL model checker
SmallOperatingSystem-PT-MT0512DC0256-CTLFireability-15: CTL true CTL model checker
Time elapsed: 165 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT0512DC0256"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is SmallOperatingSystem-PT-MT0512DC0256, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r454-smll-167912645900082"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT0512DC0256.tgz
mv SmallOperatingSystem-PT-MT0512DC0256 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;