Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r449-smll-167912641700522.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5348
Executing tool marcie
Input is StigmergyCommit-PT-10a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 1
Run identifier is r449-smll-167912641700522
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 155M
-rw-r--r-- 1 mcc users 7.6K Feb 26 11:13 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K Feb 26 11:13 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K Feb 26 11:09 CTLFireability.txt
-rw-r--r-- 1 mcc users 38K Feb 26 11:09 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:13 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:13 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 17:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:13 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 11:23 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Feb 26 11:23 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 26 11:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 11:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:13 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:13 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 155M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-00
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-01
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-02
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-03
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-04
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-05
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-06
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-07
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-08
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-09
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-10
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-11
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-12
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-13
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-14
FORMULA_NAME StigmergyCommit-PT-10a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679359699333

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=marcie
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyCommit-PT-10a
Not applying reductions.
Model is PT
CTLFireability PT
timeout --kill-after=10s --signal=SIGINT 1m for testing only

Marcie built on Linux at 2019-11-18.
A model checker for Generalized Stochastic Petri nets

authors: Alex Tovchigrechko (IDD package and CTL model checking)

Martin Schwarick (Symbolic numerical analysis and CSL model checking)

Christian Rohr (Simulative and approximative numerical model checking)

marcie@informatik.tu-cottbus.de

called as: /home/mcc/BenchKit/bin//../marcie/bin/marcie --net-file=model.pnml --mcc-file=CTLFireability.xml --memory=6 --mcc-mode

parse successfull
net created successfully

Net: StigmergyCommit_PT_10a
(NrP: 400 NrTr: 136960 NrArc: 3002181)

parse formulas
formulas created successfully
place and transition orderings generation:4m17.170sec

net check time: 0m 0.477sec

init dd package: 0m 3.333sec


RS generation: 27m51.823sec


-> reachability set: #nodes 945555 (9.5e+05) #states 2,595,299,911 (9)



starting MCC model checker
--------------------------

checking: EX [AF [IS_FIREABLE [t102667]]]
normalized: EX [~ [EG [~ [IS_FIREABLE [t102667]]]]]

MC time: 1m41.216sec

checking: EF [AG [~ [IS_FIREABLE [t115517]]]]
normalized: E [true U ~ [E [true U IS_FIREABLE [t115517]]]]

MC time: 1m35.012sec

checking: AX [AG [EG [~ [A [IS_FIREABLE [t83671] U IS_FIREABLE [t76981]]]]]]
normalized: ~ [EX [E [true U ~ [EG [~ [[~ [EG [~ [IS_FIREABLE [t76981]]]] & ~ [E [~ [IS_FIREABLE [t76981]] U [~ [IS_FIREABLE [t76981]] & ~ [IS_FIREABLE [t83671]]]]]]]]]]]]

MC time: 1m29.395sec

checking: ~ [E [IS_FIREABLE [t39679] U [~ [AF [IS_FIREABLE [t64302]]] | IS_FIREABLE [t134692]]]]
normalized: ~ [E [IS_FIREABLE [t39679] U [IS_FIREABLE [t134692] | EG [~ [IS_FIREABLE [t64302]]]]]]

MC time: 1m23.107sec

checking: [AF [EX [AG [[~ [IS_FIREABLE [t66252]] & EG [IS_FIREABLE [t74485]]]]]] | AX [EX [EG [IS_FIREABLE [t48235]]]]]
normalized: [~ [EX [~ [EX [EG [IS_FIREABLE [t48235]]]]]] | ~ [EG [~ [EX [~ [E [true U ~ [[EG [IS_FIREABLE [t74485]] & ~ [IS_FIREABLE [t66252]]]]]]]]]]]

.MC time: 1m18.055sec

checking: AG [A [IS_FIREABLE [t32399] U [~ [IS_FIREABLE [t80228]] | [IS_FIREABLE [t33717] & IS_FIREABLE [t74400]]]]]
normalized: ~ [E [true U ~ [[~ [E [~ [[~ [IS_FIREABLE [t80228]] | [IS_FIREABLE [t33717] & IS_FIREABLE [t74400]]]] U [~ [[~ [IS_FIREABLE [t80228]] | [IS_FIREABLE [t33717] & IS_FIREABLE [t74400]]]] & ~ [IS_FIREABLE [t32399]]]]] & ~ [EG [~ [[~ [IS_FIREABLE [t80228]] | [IS_FIREABLE [t33717] & IS_FIREABLE [t74400]]]]]]]]]]

.
before gc: list nodes free: 1595167

after gc: idd nodes used:2585555, unused:61414445; list nodes free:273664366
MC time: 1m13.004sec

checking: AF [[AF [AX [[EF [IS_FIREABLE [t74064]] | EX [IS_FIREABLE [t43408]]]]] & AF [[IS_FIREABLE [t109476] & IS_FIREABLE [t134459]]]]]
normalized: ~ [EG [~ [[~ [EG [EX [~ [[E [true U IS_FIREABLE [t74064]] | EX [IS_FIREABLE [t43408]]]]]]] & ~ [EG [~ [[IS_FIREABLE [t109476] & IS_FIREABLE [t134459]]]]]]]]]

MC time: 1m 9.359sec

checking: A [[AF [AX [IS_FIREABLE [t79010]]] & ~ [AG [[EF [IS_FIREABLE [t126561]] & IS_FIREABLE [t19419]]]]] U IS_FIREABLE [t32951]]
normalized: [~ [E [~ [IS_FIREABLE [t32951]] U [~ [IS_FIREABLE [t32951]] & ~ [[~ [EG [EX [~ [IS_FIREABLE [t79010]]]]] & E [true U ~ [[E [true U IS_FIREABLE [t126561]] & IS_FIREABLE [t19419]]]]]]]]] & ~ [EG [~ [IS_FIREABLE [t32951]]]]]

MC time: 1m 4.254sec

checking: [~ [EF [EX [AF [IS_FIREABLE [t120201]]]]] & EG [EX [[EX [~ [IS_FIREABLE [t131155]]] & A [[IS_FIREABLE [t66025] | IS_FIREABLE [t21492]] U ~ [IS_FIREABLE [t56807]]]]]]]
normalized: [~ [E [true U EX [~ [EG [~ [IS_FIREABLE [t120201]]]]]]] & EG [EX [[EX [~ [IS_FIREABLE [t131155]]] & [~ [E [IS_FIREABLE [t56807] U [IS_FIREABLE [t56807] & ~ [[IS_FIREABLE [t66025] | IS_FIREABLE [t21492]]]]]] & ~ [EG [IS_FIREABLE [t56807]]]]]]]]

.MC time: 1m 0.150sec

checking: AX [E [IS_FIREABLE [t30680] U [AF [[[IS_FIREABLE [t128044] & IS_FIREABLE [t75046]] & IS_FIREABLE [t84325]]] & EF [[IS_FIREABLE [t58938] | [IS_FIREABLE [t78122] & IS_FIREABLE [t123741]]]]]]]
normalized: ~ [EX [~ [E [IS_FIREABLE [t30680] U [~ [EG [~ [[IS_FIREABLE [t84325] & [IS_FIREABLE [t128044] & IS_FIREABLE [t75046]]]]]] & E [true U [IS_FIREABLE [t58938] | [IS_FIREABLE [t78122] & IS_FIREABLE [t123741]]]]]]]]]

MC time: 0m56.057sec

checking: AF [[A [IS_FIREABLE [t77385] U E [IS_FIREABLE [t94909] U AX [IS_FIREABLE [t71603]]]] & ~ [EX [[~ [[IS_FIREABLE [t77540] & IS_FIREABLE [t130232]]] | [~ [IS_FIREABLE [t87867]] | AF [IS_FIREABLE [t8163]]]]]]]]
normalized: ~ [EG [~ [[[~ [E [~ [E [IS_FIREABLE [t94909] U ~ [EX [~ [IS_FIREABLE [t71603]]]]]] U [~ [E [IS_FIREABLE [t94909] U ~ [EX [~ [IS_FIREABLE [t71603]]]]]] & ~ [IS_FIREABLE [t77385]]]]] & ~ [EG [~ [E [IS_FIREABLE [t94909] U ~ [EX [~ [IS_FIREABLE [t71603]]]]]]]]] & ~ [EX [[~ [[IS_FIREABLE [t77540] & IS_FIREABLE [t130232]]] | [~ [IS_FIREABLE [t87867]] | ~ [EG [~ [IS_FIREABLE [t8163]]]]]]]]]]]]

MC time: 0m53.022sec

checking: EG [[A [~ [E [[IS_FIREABLE [t127505] & IS_FIREABLE [t61335]] U [IS_FIREABLE [t15036] | IS_FIREABLE [t72975]]]] U [IS_FIREABLE [t57004] | AX [E [IS_FIREABLE [t47024] U IS_FIREABLE [t86291]]]]] | IS_FIREABLE [t23542]]]
normalized: EG [[IS_FIREABLE [t23542] | [~ [E [~ [[IS_FIREABLE [t57004] | ~ [EX [~ [E [IS_FIREABLE [t47024] U IS_FIREABLE [t86291]]]]]]] U [~ [[IS_FIREABLE [t57004] | ~ [EX [~ [E [IS_FIREABLE [t47024] U IS_FIREABLE [t86291]]]]]]] & E [[IS_FIREABLE [t127505] & IS_FIREABLE [t61335]] U [IS_FIREABLE [t15036] | IS_FIREABLE [t72975]]]]]] & ~ [EG [~ [[IS_FIREABLE [t57004] | ~ [EX [~ [E [IS_FIREABLE [t47024] U IS_FIREABLE [t86291]]]]]]]]]]]]

MC time: 0m50.074sec

checking: ~ [AX [[AF [[AF [IS_FIREABLE [t102786]] & EF [IS_FIREABLE [t29871]]]] & [[~ [IS_FIREABLE [t19407]] | E [IS_FIREABLE [t94606] U IS_FIREABLE [t121094]]] | [[IS_FIREABLE [t15538] | AF [IS_FIREABLE [t104023]]] | EG [IS_FIREABLE [t69166]]]]]]]
normalized: EX [~ [[~ [EG [~ [[~ [EG [~ [IS_FIREABLE [t102786]]]] & E [true U IS_FIREABLE [t29871]]]]]] & [[~ [IS_FIREABLE [t19407]] | E [IS_FIREABLE [t94606] U IS_FIREABLE [t121094]]] | [[IS_FIREABLE [t15538] | ~ [EG [~ [IS_FIREABLE [t104023]]]]] | EG [IS_FIREABLE [t69166]]]]]]]

.
before gc: list nodes free: 596857

after gc: idd nodes used:2348332, unused:61651668; list nodes free:279231638
MC time: 0m51.521sec

checking: A [AG [~ [IS_FIREABLE [t37022]]] U A [[~ [[~ [[IS_FIREABLE [t45937] & IS_FIREABLE [t5343]]] | AG [IS_FIREABLE [t125400]]]] & E [[~ [IS_FIREABLE [t76359]] & ~ [IS_FIREABLE [t39333]]] U [~ [IS_FIREABLE [t123330]] & AF [IS_FIREABLE [t17563]]]]] U AX [IS_FIREABLE [t113950]]]]
normalized: [~ [E [~ [[~ [E [EX [~ [IS_FIREABLE [t113950]]] U [EX [~ [IS_FIREABLE [t113950]]] & ~ [[~ [[~ [[IS_FIREABLE [t45937] & IS_FIREABLE [t5343]]] | ~ [E [true U ~ [IS_FIREABLE [t125400]]]]]] & E [[~ [IS_FIREABLE [t76359]] & ~ [IS_FIREABLE [t39333]]] U [~ [IS_FIREABLE [t123330]] & ~ [EG [~ [IS_FIREABLE [t17563]]]]]]]]]]] & ~ [EG [EX [~ [IS_FIREABLE [t113950]]]]]]] U [~ [[~ [E [EX [~ [IS_FIREABLE [t113950]]] U [EX [~ [IS_FIREABLE [t113950]]] & ~ [[~ [[~ [[IS_FIREABLE [t45937] & IS_FIREABLE [t5343]]] | ~ [E [true U ~ [IS_FIREABLE [t125400]]]]]] & E [[~ [IS_FIREABLE [t76359]] & ~ [IS_FIREABLE [t39333]]] U [~ [IS_FIREABLE [t123330]] & ~ [EG [~ [IS_FIREABLE [t17563]]]]]]]]]]] & ~ [EG [EX [~ [IS_FIREABLE [t113950]]]]]]] & E [true U IS_FIREABLE [t37022]]]]] & ~ [EG [~ [[~ [E [EX [~ [IS_FIREABLE [t113950]]] U [EX [~ [IS_FIREABLE [t113950]]] & ~ [[~ [[~ [[IS_FIREABLE [t45937] & IS_FIREABLE [t5343]]] | ~ [E [true U ~ [IS_FIREABLE [t125400]]]]]] & E [[~ [IS_FIREABLE [t76359]] & ~ [IS_FIREABLE [t39333]]] U [~ [IS_FIREABLE [t123330]] & ~ [EG [~ [IS_FIREABLE [t17563]]]]]]]]]]] & ~ [EG [EX [~ [IS_FIREABLE [t113950]]]]]]]]]]

MC time: 0m43.142sec

checking: ~ [A [AF [E [~ [[IS_FIREABLE [t122042] | IS_FIREABLE [t29346]]] U IS_FIREABLE [t35243]]] U AG [[[[[IS_FIREABLE [t71583] | IS_FIREABLE [t101909]] & [IS_FIREABLE [t130756] & IS_FIREABLE [t7212]]] | [AG [IS_FIREABLE [t49502]] | IS_FIREABLE [t68933]]] & IS_FIREABLE [t75586]]]]]
normalized: ~ [[~ [E [E [true U ~ [[IS_FIREABLE [t75586] & [[[IS_FIREABLE [t71583] | IS_FIREABLE [t101909]] & [IS_FIREABLE [t130756] & IS_FIREABLE [t7212]]] | [IS_FIREABLE [t68933] | ~ [E [true U ~ [IS_FIREABLE [t49502]]]]]]]]] U [E [true U ~ [[IS_FIREABLE [t75586] & [[[IS_FIREABLE [t71583] | IS_FIREABLE [t101909]] & [IS_FIREABLE [t130756] & IS_FIREABLE [t7212]]] | [IS_FIREABLE [t68933] | ~ [E [true U ~ [IS_FIREABLE [t49502]]]]]]]]] & EG [~ [E [~ [[IS_FIREABLE [t122042] | IS_FIREABLE [t29346]]] U IS_FIREABLE [t35243]]]]]]] & ~ [EG [E [true U ~ [[IS_FIREABLE [t75586] & [[[IS_FIREABLE [t71583] | IS_FIREABLE [t101909]] & [IS_FIREABLE [t130756] & IS_FIREABLE [t7212]]] | [IS_FIREABLE [t68933] | ~ [E [true U ~ [IS_FIREABLE [t49502]]]]]]]]]]]]]

MC time: 0m41.663sec

checking: [A [[[~ [E [[IS_FIREABLE [t16690] & IS_FIREABLE [t49603]] U IS_FIREABLE [t93351]]] | EX [EG [IS_FIREABLE [t67266]]]] & [EF [EG [IS_FIREABLE [t6687]]] | [IS_FIREABLE [t87292] | EF [[IS_FIREABLE [t58193] | IS_FIREABLE [t36759]]]]]] U EG [IS_FIREABLE [t124394]]] & EF [AF [IS_FIREABLE [t15529]]]]
normalized: [[~ [E [~ [EG [IS_FIREABLE [t124394]]] U [~ [EG [IS_FIREABLE [t124394]]] & ~ [[[~ [E [[IS_FIREABLE [t16690] & IS_FIREABLE [t49603]] U IS_FIREABLE [t93351]]] | EX [EG [IS_FIREABLE [t67266]]]] & [E [true U EG [IS_FIREABLE [t6687]]] | [IS_FIREABLE [t87292] | E [true U [IS_FIREABLE [t58193] | IS_FIREABLE [t36759]]]]]]]]]] & ~ [EG [~ [EG [IS_FIREABLE [t124394]]]]]] & E [true U ~ [EG [~ [IS_FIREABLE [t15529]]]]]]

TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393916 kB
MemFree: 4629968 kB
After kill :
MemTotal: 16393916 kB
MemFree: 16000564 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

check for maximal unmarked siphon
ok
check for constant places
ok
check if there are places and transitions
ok
check if there are transitions without pre-places
ok
check if at least one transition is enabled in m0
ok
check if there are transitions that can never fire
ok


initing FirstDep: 0m 2.929sec

508969 574346 595266 615845 636298 654712 670968 694349 703890 703901 703924 703924 704150 704267 704291 704293 704428 704451 704472 704493 704472 704818 704843 704853 704841 705045 705065 705086 705068 705064 705401 705422 705444 705424 705421 705540 705561 705637 705638 705598 705680 705997 705997 706007 706171 706196 706229 706232 706187 706518 706542 706583 706593 706577 706728 706752 706796 706849 706831 706813 707175 707198 707219 707249 707237 707346 707369 707414 707466 707468 707431 707377 707564 707585 707682 707692 707680 707669 707769 707813 707853 708013 708014 707993 707934 707935 708289 708289 708318 708465 708490 708523 708528 708489 708824 708850 708890 708900 708883 709054 709079 709122 709174 709158 709132 709095 709581 709601 709632 709620 709616 709791 709811 709888 709891 709872 709810 710055 710099 710137 710197 710195 710191 710322 710346 710390 710452 710567 710549 710531 710391 710866 710889 710930 710940 710925 711037 711060 711105 711157 711141 711128 711080 711271 711292 711389 711399 711384 711374 711476 711520 711544 711720 711722 711702 711631 711545 711753 711774 711814 711881 711869 711858 711958 711981 712042 712090 712205 712186 712137 712037 712113 712157 712197 712392 712402 712390 712379 712359 712446 712467 712555 712679 712899 712879 712860 712706 712627 712853 712908 713082 713092 713078 713426 713468 713500 713707 713716 713720 713655 714170 714189 714448 714458 714463 714434 714772 714797 714850 714908 715180 715178 715174 715035 715606 715650 715694 715890 715905 715918 715878 716204 716224 716316 716568 716571 716576 716576 716428 716796 716816 716936 717209 717219 717237 717261 717459 717483 717503 717609 717719 718095 718094 718093 718083 717759 718233 718277 718321 718477 718492 718506 718691 718714 718735 718827 719039 719040 719048 719048 719129 719152 719211 719293 719526 719541 719555 719579 719700 719723 719778 719850 719960 720298 720295 720285 720285 719962 720132 720153 720193 720506 720516 720535 720561 720480 720703 720724 720832 720944 721276 721277 721277 721275 720962 721006 721050 721090 721326 721647 721657 721676 721702 721750 721677 721700 721761 721829 721973 722705 722706 722700 722694 722668 722062 721988 722017 722099 722689 722699 722715 722681 723446 723488 723526 723594 724187 724186 724173 724031 724854 724880 724944 725034 725638 725653 725665 725610 726290 726315 726368 726438 726562 727272 727270 727266 727235 726937 727746 727790 727834 727922 728478 728483 728496 728444 729048 729072 729126 729196 729320 729973 729971 729966 729938 729642 730208 730228 730266 730512 731211 731221 731239 731263 731147 731711 731735 731789 731861 731995 733129 733131 733128 733117 733105 732409 732885 732908 732929 733061 733489 733499 733518 733539 733469 733940 733961 734065 734189 734721 734722 734724 734718 734397 734745 734768 734827 734909 735073 735664 735669 735683 735744 735594 736002 736046 736080 736286 736522 737302 737301 737301 737291 737208 736586 736657 736701 736741 736993 737566 737576 737595 737621 737660 737914 737937 737958 738066 738202 738442 739217 739215 739215 739201 739140 738518 738541 738562 738678 738838 739158 740014 740019 740033 740107 740178 739872 740183 740204 740312 740456 740720 742420 742421 742417 742409 742383 742170 740978 740432 740462 740544 740655 741607 741623 741639 741671 741591 742704 742722 742765 742975 744032 744040 744110 744072 744112 743856 745001 745020 745065 745335 746441 746451 746457 746499 746557 746385 747433 747476 747513 747753 747977 749282 749285 749282 749299 749316 748746 749639 749663 749727 749815 749991 751104 751120 751134 751164 751056 752112 752136 752192 752272 752432 752656 753972 753971 753981 754005 754041 753441 754208 754252 754290 754536 754864 756282 756292 756312 756338 756506 756154 757130 757154 757210 757284 757438 758170 759979 759981 759979 759973 759983 759995 758667 758919 758942 759007 759095 759271 760243 760259 760274 760367 760203 761099 761122 761179 761259 761419 761643 762818 762817 762828 762853 762891 762295 762883 762927 762965 763211 763539 764816 764826 764847 764873 764930 764696 765512 765535 765592 765666 765820 766552 768220 768222 768220 768215 768225 768240 766916 766835 766858 766919 767003 767171 767507 768778 768784 768827 768886 769004 768664 769464 769508 769548 769776 770088 770520 772172 772174 772175 772187 772202 772232 770948 770823 770844 770884 771120 771440 772080 773634 773650 773665 773745 773856 774078 773690 773713 773734 773846 773994 774298 775738 778062 778063 778060 778055 778037 777988 777914 775188 773327 773398 773440 773551 773774 775244 775254 775276 775308 775340 775212 776780 776823 776866 776952 777372 779043 779052 779057 779091 779139 779139 778755 780220 780265 780310 780400 780580 780940 782726 782732 782745 782832 782884 782604 784092 784117 784172 784252 784412 785180 787347 787350 787349 787368 787389 787431 787323 786339 787180 787224 787268 787532 787884 789675 789685 789691 789735 789795 789851 789579 791083 791127 791163 791243 791659 792171 794354 794357 794356 794376 794398 794442 793362 794123 794147 794167 794287 794451 794779 795435 797835 797851 797865 797891 798059 798155 797579 798923 798947 799003 799077 799231 800027 801003 804178 804180 804178 804172 804186 804210 803858 801618 801004 801027 801092 801180 801356 801708 803483 803493 803514 803545 803607 803403 804891 804914 804935 804971 805211 805467 805979 808146 808149 808161 808169 808238 808138 807170 807915 807938 807959 808079 808243 808571 809227 811611 811627 811642 811668 811839 811939 811371 812699 812722 812779 812853 813007 813803 814779 817938 817940 817938 817933 817947 817974 817626 815394 814667 814690 814765 814835 815003 815339 816011 818363 818379 818394 818481 818599 818707 818155 819451 819474 819535 819607 820075 820571 821563 824690 824693 824692 824705 824709 824766 824458 822306 821579 821602 821663 821739 821899 822859 824139 826945 826955 826961 827004 827056 827167 827577 826417 826625 826648 826669 826781 826929 827233 828801 830721 835064 835065 835062 835057 835039 834998 834932 834032 829269 824545 824577 824659 824770 824993 825440 829543 829553 829559 829607 829639 829719 829479 833673 833698 833716 833845 833985 834281 834857 839220 839226 839228 839244 839268 839220 839172 838260 842033 842059 842123 842213 842393 842753 843473 848041 848051 848070 848099 848157 848209 847817 847817 851713 851756 851793 851873 852289 852833 853889 859232 859235 859234 859232 859250 859268 859112 858896 856832 859249 859273 859337 859425 859601 859953 860657 865096 865106 865126 865156 865216 865416 864904 868672 868672 868716 868752 868992 869248 869792 870848 876063 876066 876065 876073 876083 876103 875951 873695 873695 875888 875932 875970 876052 876544 877200 878512 884168 884178 884184 884198 884280 884392 884488 884744 883656 887104 887128 887184 887258 887720 888208 889248 891264 898463 898465 898463 898457 898459 898455 898047 897439 892959 892209 892209 892253 892297 892561 892913 893617 897568 897568 897584 897599 897692 897752 897904 897408 900688 900711 900732 900848 901008 901264 901808 902864 907591 907594 907600 907602 907613 907487 907287 905255 906960 906960 907004 907042 907288 907616 908272 909584 914752 914762 914768 914809 914866 914980 915080 915344 914272 917232 917255 917312 917386 917848 918336 919376 921392 928103 928105 928103 928098 928100 928097 927695 927095 922631 921296 921319 921340 921380 921632 921968 922640 923984 929088 929098 929104 929147 929206 929324 929712 928672 928672 931568 931612 931652 931724 932192 932688 933744 935792 942439 942442 942441 942448 942446 942467 942111 941591 937287 936048 936071 936092 936208 936368 936688 937328 938608 941168 947939 947949 947970 947998 948161 948383 948571 949075 946883 948371 948394 948455 948527 948675 949587 950547 952595 956563 966410 966411 966408 966403 966385 966320 966230 965282 963770 954311 945555
iterations count:113272172 (827), effective:5398 (0)

initing FirstDep: 0m 3.219sec


net_ddint.h:600: Timeout: after 100 sec


sat_reach.icc:155: Timeout: after 94 sec


sat_reach.icc:155: Timeout: after 88 sec


net_ddint.h:600: Timeout: after 82 sec


net_ddint.h:442: Timeout: after 77 sec


net_ddint.h:442: Timeout: after 72 sec


net_ddint.h:600: Timeout: after 68 sec


net_ddint.h:600: Timeout: after 63 sec


net_ddint.h:442: Timeout: after 59 sec


sat_reach.icc:155: Timeout: after 55 sec


net_ddint.h:600: Timeout: after 52 sec

400
iterations count:136960 (1), effective:0 (0)

net_ddint.h:600: Timeout: after 49 sec


net_ddint.h:442: Timeout: after 46 sec


net_ddint.h:600: Timeout: after 42 sec


sat_reach.icc:155: Timeout: after 40 sec


net_ddint.h:600: Timeout: after 37 sec

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-10a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="marcie"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool marcie"
echo " Input is StigmergyCommit-PT-10a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 1"
echo " Run identifier is r449-smll-167912641700522"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-10a.tgz
mv StigmergyCommit-PT-10a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;