Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976800522.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SimpleLoadBal-PT-15, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976800522
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 11K Feb 26 03:49 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K Feb 26 03:49 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Feb 26 03:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 26 03:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.5K Feb 25 17:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 17:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Feb 25 17:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.4K Feb 26 03:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 69K Feb 26 03:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 03:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 03:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 1.2M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-00
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-01
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-02
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-03
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-04
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-05
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-06
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-07
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-08
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-09
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-10
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-11
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-12
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-13
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-14
FORMULA_NAME SimpleLoadBal-PT-15-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679250396215

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SimpleLoadBal-PT-15
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 18:26:38] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 18:26:38] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 18:26:38] [INFO ] Load time of PNML (sax parser for PT used): 165 ms
[2023-03-19 18:26:38] [INFO ] Transformed 149 places.
[2023-03-19 18:26:38] [INFO ] Transformed 1280 transitions.
[2023-03-19 18:26:38] [INFO ] Found NUPN structural information;
[2023-03-19 18:26:38] [INFO ] Completing missing partition info from NUPN : creating a component with [P_client_idle_1, P_client_idle_2, P_client_idle_3, P_client_idle_4, P_client_idle_5, P_client_idle_6, P_client_idle_7, P_client_idle_8, P_client_idle_9, P_client_idle_10, P_client_idle_11, P_client_idle_12, P_client_idle_13, P_client_idle_14, P_client_idle_15, P_client_waiting_1, P_client_waiting_2, P_client_waiting_3, P_client_waiting_4, P_client_waiting_5, P_client_waiting_6, P_client_waiting_7, P_client_waiting_8, P_client_waiting_9, P_client_waiting_10, P_client_waiting_11, P_client_waiting_12, P_client_waiting_13, P_client_waiting_14, P_client_waiting_15, P_client_request_1, P_client_request_2, P_client_request_3, P_client_request_4, P_client_request_5, P_client_request_6, P_client_request_7, P_client_request_8, P_client_request_9, P_client_request_10, P_client_request_11, P_client_request_12, P_client_request_13, P_client_request_14, P_client_request_15, P_client_ack_1, P_client_ack_2, P_client_ack_3, P_client_ack_4, P_client_ack_5, P_client_ack_6, P_client_ack_7, P_client_ack_8, P_client_ack_9, P_client_ack_10, P_client_ack_11, P_client_ack_12, P_client_ack_13, P_client_ack_14, P_client_ack_15, P_server_idle_1, P_server_idle_2, P_server_waiting_1, P_server_waiting_2, P_server_processed_1, P_server_processed_2, P_server_notification_1, P_server_notification_2, P_server_notification_ack_1, P_server_notification_ack_2, P_server_request_1_1, P_server_request_1_2, P_server_request_2_1, P_server_request_2_2, P_server_request_3_1, P_server_request_3_2, P_server_request_4_1, P_server_request_4_2, P_server_request_5_1, P_server_request_5_2, P_server_request_6_1, P_server_request_6_2, P_server_request_7_1, P_server_request_7_2, P_server_request_8_1, P_server_request_8_2, P_server_request_9_1, P_server_request_9_2, P_server_request_10_1, P_server_request_10_2, P_server_request_11_1, P_server_request_11_2, P_server_request_12_1, P_server_request_12_2, P_server_request_13_1, P_server_request_13_2, P_server_request_14_1, P_server_request_14_2, P_server_request_15_1, P_server_request_15_2, P_lb_idle_1, P_lb_routing_1_1, P_lb_routing_1_2, P_lb_routing_1_3, P_lb_routing_1_4, P_lb_routing_1_5, P_lb_routing_1_6, P_lb_routing_1_7, P_lb_routing_1_8, P_lb_routing_1_9, P_lb_routing_1_10, P_lb_routing_1_11, P_lb_routing_1_12, P_lb_routing_1_13, P_lb_routing_1_14, P_lb_routing_1_15, P_lb_balancing_1, P_lb_load_1_0, P_lb_load_1_1, P_lb_load_1_2, P_lb_load_1_3, P_lb_load_1_4, P_lb_load_1_5, P_lb_load_1_6, P_lb_load_1_7, P_lb_load_1_8, P_lb_load_1_9, P_lb_load_1_10, P_lb_load_1_11, P_lb_load_1_12, P_lb_load_1_13, P_lb_load_1_14, P_lb_load_1_15, P_lb_load_2_0, P_lb_load_2_1, P_lb_load_2_2, P_lb_load_2_3, P_lb_load_2_4, P_lb_load_2_5, P_lb_load_2_6, P_lb_load_2_7, P_lb_load_2_8, P_lb_load_2_9, P_lb_load_2_10, P_lb_load_2_11, P_lb_load_2_12, P_lb_load_2_13, P_lb_load_2_14, P_lb_load_2_15]
[2023-03-19 18:26:38] [INFO ] Parsed PT model containing 149 places and 1280 transitions and 8988 arcs in 267 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Support contains 75 out of 149 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 149/149 places, 1280/1280 transitions.
Applied a total of 0 rules in 37 ms. Remains 149 /149 variables (removed 0) and now considering 1280/1280 (removed 0) transitions.
[2023-03-19 18:26:38] [INFO ] Flow matrix only has 1010 transitions (discarded 270 similar events)
// Phase 1: matrix 1010 rows 149 cols
[2023-03-19 18:26:39] [INFO ] Computed 39 place invariants in 37 ms
[2023-03-19 18:26:39] [INFO ] Implicit Places using invariants in 402 ms returned [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 62, 63]
Discarding 17 places :
Implicit Place search using SMT only with invariants took 448 ms to find 17 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 132/149 places, 1280/1280 transitions.
Applied a total of 0 rules in 38 ms. Remains 132 /132 variables (removed 0) and now considering 1280/1280 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 523 ms. Remains : 132/149 places, 1280/1280 transitions.
Support contains 75 out of 132 places after structural reductions.
[2023-03-19 18:26:39] [INFO ] Flatten gal took : 276 ms
[2023-03-19 18:26:40] [INFO ] Flatten gal took : 173 ms
[2023-03-19 18:26:40] [INFO ] Input system was already deterministic with 1280 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 872 ms. (steps per millisecond=11 ) properties (out of 73) seen :26
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 47) seen :3
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 44) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 43) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 42) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 39) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 38) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 37) seen :0
Running SMT prover for 37 properties.
[2023-03-19 18:26:41] [INFO ] Flow matrix only has 1010 transitions (discarded 270 similar events)
// Phase 1: matrix 1010 rows 132 cols
[2023-03-19 18:26:41] [INFO ] Computed 22 place invariants in 20 ms
[2023-03-19 18:26:42] [INFO ] [Real]Absence check using 18 positive place invariants in 4 ms returned sat
[2023-03-19 18:26:42] [INFO ] [Real]Absence check using 18 positive and 4 generalized place invariants in 4 ms returned sat
[2023-03-19 18:26:43] [INFO ] After 1018ms SMT Verify possible using all constraints in real domain returned unsat :6 sat :0 real:31
[2023-03-19 18:26:43] [INFO ] [Nat]Absence check using 18 positive place invariants in 4 ms returned sat
[2023-03-19 18:26:43] [INFO ] [Nat]Absence check using 18 positive and 4 generalized place invariants in 18 ms returned sat
[2023-03-19 18:26:45] [INFO ] After 1570ms SMT Verify possible using state equation in natural domain returned unsat :25 sat :12
[2023-03-19 18:26:45] [INFO ] State equation strengthened by 465 read => feed constraints.
[2023-03-19 18:26:46] [INFO ] After 1564ms SMT Verify possible using 465 Read/Feed constraints in natural domain returned unsat :25 sat :12
[2023-03-19 18:26:48] [INFO ] Deduced a trap composed of 20 places in 321 ms of which 7 ms to minimize.
[2023-03-19 18:26:48] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 1 trap constraints in 358 ms
[2023-03-19 18:26:48] [INFO ] After 3486ms SMT Verify possible using trap constraints in natural domain returned unsat :26 sat :11
Attempting to minimize the solution found.
Minimization took 899 ms.
[2023-03-19 18:26:49] [INFO ] After 6334ms SMT Verify possible using all constraints in natural domain returned unsat :26 sat :11
Fused 37 Parikh solutions to 11 different solutions.
Parikh walk visited 0 properties in 425 ms.
Support contains 29 out of 132 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 132/132 places, 1280/1280 transitions.
Performed 17 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 17 Pre rules applied. Total rules applied 0 place count 132 transition count 1263
Deduced a syphon composed of 17 places in 1 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 0 with 34 rules applied. Total rules applied 34 place count 115 transition count 1263
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 2 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 0 with 34 rules applied. Total rules applied 68 place count 98 transition count 1246
Free-agglomeration rule (complex) applied 8 times.
Iterating global reduction 0 with 8 rules applied. Total rules applied 76 place count 98 transition count 1238
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 84 place count 90 transition count 1238
Applied a total of 84 rules in 281 ms. Remains 90 /132 variables (removed 42) and now considering 1238/1280 (removed 42) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 283 ms. Remains : 90/132 places, 1238/1280 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 242 ms. (steps per millisecond=41 ) properties (out of 11) seen :8
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 3) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 2) seen :1
Finished Best-First random walk after 144 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=72 )
Successfully simplified 26 atomic propositions for a total of 16 simplifications.
FORMULA SimpleLoadBal-PT-15-CTLFireability-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SimpleLoadBal-PT-15-CTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 18:26:50] [INFO ] Initial state reduction rules for CTL removed 5 formulas.
[2023-03-19 18:26:50] [INFO ] Flatten gal took : 85 ms
FORMULA SimpleLoadBal-PT-15-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SimpleLoadBal-PT-15-CTLFireability-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SimpleLoadBal-PT-15-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SimpleLoadBal-PT-15-CTLFireability-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SimpleLoadBal-PT-15-CTLFireability-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 18:26:51] [INFO ] Flatten gal took : 49 ms
[2023-03-19 18:26:51] [INFO ] Input system was already deterministic with 1280 transitions.
Support contains 44 out of 132 places (down from 56) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 1280/1280 transitions.
Applied a total of 0 rules in 19 ms. Remains 132 /132 variables (removed 0) and now considering 1280/1280 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 132/132 places, 1280/1280 transitions.
[2023-03-19 18:26:51] [INFO ] Flatten gal took : 44 ms
[2023-03-19 18:26:51] [INFO ] Flatten gal took : 46 ms
[2023-03-19 18:26:51] [INFO ] Input system was already deterministic with 1280 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 1280/1280 transitions.
Applied a total of 0 rules in 11 ms. Remains 132 /132 variables (removed 0) and now considering 1280/1280 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 132/132 places, 1280/1280 transitions.
[2023-03-19 18:26:51] [INFO ] Flatten gal took : 43 ms
[2023-03-19 18:26:51] [INFO ] Flatten gal took : 46 ms
[2023-03-19 18:26:51] [INFO ] Input system was already deterministic with 1280 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 1280/1280 transitions.
Applied a total of 0 rules in 5 ms. Remains 132 /132 variables (removed 0) and now considering 1280/1280 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 132/132 places, 1280/1280 transitions.
[2023-03-19 18:26:51] [INFO ] Flatten gal took : 39 ms
[2023-03-19 18:26:51] [INFO ] Flatten gal took : 54 ms
[2023-03-19 18:26:52] [INFO ] Input system was already deterministic with 1280 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 1280/1280 transitions.
Performed 17 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 17 Pre rules applied. Total rules applied 0 place count 132 transition count 1263
Deduced a syphon composed of 17 places in 1 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 0 with 34 rules applied. Total rules applied 34 place count 115 transition count 1263
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 0 with 34 rules applied. Total rules applied 68 place count 98 transition count 1246
Applied a total of 68 rules in 82 ms. Remains 98 /132 variables (removed 34) and now considering 1246/1280 (removed 34) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 83 ms. Remains : 98/132 places, 1246/1280 transitions.
[2023-03-19 18:26:52] [INFO ] Flatten gal took : 56 ms
[2023-03-19 18:26:52] [INFO ] Flatten gal took : 44 ms
[2023-03-19 18:26:52] [INFO ] Input system was already deterministic with 1246 transitions.
Finished random walk after 134 steps, including 0 resets, run visited all 1 properties in 4 ms. (steps per millisecond=33 )
FORMULA SimpleLoadBal-PT-15-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 1280/1280 transitions.
Applied a total of 0 rules in 4 ms. Remains 132 /132 variables (removed 0) and now considering 1280/1280 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 132/132 places, 1280/1280 transitions.
[2023-03-19 18:26:52] [INFO ] Flatten gal took : 35 ms
[2023-03-19 18:26:52] [INFO ] Flatten gal took : 39 ms
[2023-03-19 18:26:52] [INFO ] Input system was already deterministic with 1280 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 1280/1280 transitions.
Applied a total of 0 rules in 3 ms. Remains 132 /132 variables (removed 0) and now considering 1280/1280 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 132/132 places, 1280/1280 transitions.
[2023-03-19 18:26:52] [INFO ] Flatten gal took : 34 ms
[2023-03-19 18:26:52] [INFO ] Flatten gal took : 49 ms
[2023-03-19 18:26:52] [INFO ] Input system was already deterministic with 1280 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 1280/1280 transitions.
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 16 Pre rules applied. Total rules applied 0 place count 132 transition count 1264
Deduced a syphon composed of 16 places in 1 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 0 with 32 rules applied. Total rules applied 32 place count 116 transition count 1264
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Deduced a syphon composed of 16 places in 1 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 100 transition count 1248
Applied a total of 64 rules in 74 ms. Remains 100 /132 variables (removed 32) and now considering 1248/1280 (removed 32) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 75 ms. Remains : 100/132 places, 1248/1280 transitions.
[2023-03-19 18:26:53] [INFO ] Flatten gal took : 37 ms
[2023-03-19 18:26:53] [INFO ] Flatten gal took : 40 ms
[2023-03-19 18:26:53] [INFO ] Input system was already deterministic with 1248 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 1280/1280 transitions.
Applied a total of 0 rules in 37 ms. Remains 132 /132 variables (removed 0) and now considering 1280/1280 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 37 ms. Remains : 132/132 places, 1280/1280 transitions.
[2023-03-19 18:26:53] [INFO ] Flatten gal took : 48 ms
[2023-03-19 18:26:53] [INFO ] Flatten gal took : 38 ms
[2023-03-19 18:26:53] [INFO ] Input system was already deterministic with 1280 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 1280/1280 transitions.
Applied a total of 0 rules in 3 ms. Remains 132 /132 variables (removed 0) and now considering 1280/1280 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 132/132 places, 1280/1280 transitions.
[2023-03-19 18:26:53] [INFO ] Flatten gal took : 48 ms
[2023-03-19 18:26:53] [INFO ] Flatten gal took : 65 ms
[2023-03-19 18:26:53] [INFO ] Input system was already deterministic with 1280 transitions.
[2023-03-19 18:26:53] [INFO ] Flatten gal took : 51 ms
[2023-03-19 18:26:53] [INFO ] Flatten gal took : 41 ms
[2023-03-19 18:26:53] [INFO ] Export to MCC of 8 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-19 18:26:53] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 132 places, 1280 transitions and 8954 arcs took 13 ms.
Total runtime 15551 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SimpleLoadBal-PT-15
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/377
CTLFireability

FORMULA SimpleLoadBal-PT-15-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-15-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-15-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-15-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-15-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-15-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-15-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-15-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679250423911

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/377/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/377/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/377/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 21 (type EXCL) for 18 SimpleLoadBal-PT-15-CTLFireability-14
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for SimpleLoadBal-PT-15-CTLFireability-14
lola: result : false
lola: markings : 136
lola: fired transitions : 272
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:776
lola: LAUNCH task # 32 (type EXCL) for 6 SimpleLoadBal-PT-15-CTLFireability-06
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 32 (type EXCL) for SimpleLoadBal-PT-15-CTLFireability-06
lola: result : true
lola: markings : 85
lola: fired transitions : 85
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 33 (type EXCL) for 25 SimpleLoadBal-PT-15-CTLFireability-15
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 33 (type EXCL) for SimpleLoadBal-PT-15-CTLFireability-15
lola: result : true
lola: markings : 595
lola: fired transitions : 595
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 18 SimpleLoadBal-PT-15-CTLFireability-14
lola: time limit : 599 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for SimpleLoadBal-PT-15-CTLFireability-14
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 SimpleLoadBal-PT-15-CTLFireability-11
lola: time limit : 719 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for SimpleLoadBal-PT-15-CTLFireability-11
lola: result : true
lola: markings : 1222
lola: fired transitions : 1307
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 SimpleLoadBal-PT-15-CTLFireability-08
lola: time limit : 899 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-15-CTLFireability-06: F false state space / EG
SimpleLoadBal-PT-15-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-15-CTLFireability-14: DISJ false DISJ
SimpleLoadBal-PT-15-CTLFireability-15: CONJ false state space /EXEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-15-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-15-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-15-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-15-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 4/899 2/32 SimpleLoadBal-PT-15-CTLFireability-08 388919 m, 77783 m/sec, 1134363 t fired, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
lola: FINISHED task # 10 (type EXCL) for SimpleLoadBal-PT-15-CTLFireability-08
lola: result : true
lola: markings : 709249
lola: fired transitions : 2093040
lola: time used : 8.000000
lola: memory pages used : 4
lola: LAUNCH task # 4 (type EXCL) for 3 SimpleLoadBal-PT-15-CTLFireability-02
lola: time limit : 1197 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for SimpleLoadBal-PT-15-CTLFireability-02
lola: result : false
lola: markings : 85
lola: fired transitions : 193
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 SimpleLoadBal-PT-15-CTLFireability-13
lola: time limit : 1795 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for SimpleLoadBal-PT-15-CTLFireability-13
lola: result : false
lola: markings : 180
lola: fired transitions : 882
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 SimpleLoadBal-PT-15-CTLFireability-00
lola: time limit : 3591 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for SimpleLoadBal-PT-15-CTLFireability-00
lola: result : true
lola: markings : 255
lola: fired transitions : 256
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-15-CTLFireability-00: CTL true CTL model checker
SimpleLoadBal-PT-15-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-15-CTLFireability-06: F false state space / EG
SimpleLoadBal-PT-15-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-15-CTLFireability-11: CTL true CTL model checker
SimpleLoadBal-PT-15-CTLFireability-13: CTL false CTL model checker
SimpleLoadBal-PT-15-CTLFireability-14: DISJ false DISJ
SimpleLoadBal-PT-15-CTLFireability-15: CONJ false state space /EXEG


Time elapsed: 9 secs. Pages in use: 4

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SimpleLoadBal-PT-15"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SimpleLoadBal-PT-15, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-tajo-167905976800522"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SimpleLoadBal-PT-15.tgz
mv SimpleLoadBal-PT-15 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;