Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976800514.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SimpleLoadBal-PT-10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976800514
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 976K
-rw-r--r-- 1 mcc users 8.8K Feb 26 03:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 03:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 03:49 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 26 03:49 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 17:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 17:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 03:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Feb 26 03:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 03:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 66K Feb 26 03:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 17:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 535K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-00
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-01
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-02
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-03
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-04
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-05
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-06
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-07
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-08
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-09
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-10
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-11
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-12
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-13
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-14
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679250268226

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SimpleLoadBal-PT-10
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 18:24:29] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 18:24:29] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 18:24:29] [INFO ] Load time of PNML (sax parser for PT used): 71 ms
[2023-03-19 18:24:29] [INFO ] Transformed 104 places.
[2023-03-19 18:24:29] [INFO ] Transformed 605 transitions.
[2023-03-19 18:24:29] [INFO ] Found NUPN structural information;
[2023-03-19 18:24:29] [INFO ] Completing missing partition info from NUPN : creating a component with [P_client_idle_1, P_client_idle_2, P_client_idle_3, P_client_idle_4, P_client_idle_5, P_client_idle_6, P_client_idle_7, P_client_idle_8, P_client_idle_9, P_client_idle_10, P_client_waiting_1, P_client_waiting_2, P_client_waiting_3, P_client_waiting_4, P_client_waiting_5, P_client_waiting_6, P_client_waiting_7, P_client_waiting_8, P_client_waiting_9, P_client_waiting_10, P_client_request_1, P_client_request_2, P_client_request_3, P_client_request_4, P_client_request_5, P_client_request_6, P_client_request_7, P_client_request_8, P_client_request_9, P_client_request_10, P_client_ack_1, P_client_ack_2, P_client_ack_3, P_client_ack_4, P_client_ack_5, P_client_ack_6, P_client_ack_7, P_client_ack_8, P_client_ack_9, P_client_ack_10, P_server_idle_1, P_server_idle_2, P_server_waiting_1, P_server_waiting_2, P_server_processed_1, P_server_processed_2, P_server_notification_1, P_server_notification_2, P_server_notification_ack_1, P_server_notification_ack_2, P_server_request_1_1, P_server_request_1_2, P_server_request_2_1, P_server_request_2_2, P_server_request_3_1, P_server_request_3_2, P_server_request_4_1, P_server_request_4_2, P_server_request_5_1, P_server_request_5_2, P_server_request_6_1, P_server_request_6_2, P_server_request_7_1, P_server_request_7_2, P_server_request_8_1, P_server_request_8_2, P_server_request_9_1, P_server_request_9_2, P_server_request_10_1, P_server_request_10_2, P_lb_idle_1, P_lb_routing_1_1, P_lb_routing_1_2, P_lb_routing_1_3, P_lb_routing_1_4, P_lb_routing_1_5, P_lb_routing_1_6, P_lb_routing_1_7, P_lb_routing_1_8, P_lb_routing_1_9, P_lb_routing_1_10, P_lb_balancing_1, P_lb_load_1_0, P_lb_load_1_1, P_lb_load_1_2, P_lb_load_1_3, P_lb_load_1_4, P_lb_load_1_5, P_lb_load_1_6, P_lb_load_1_7, P_lb_load_1_8, P_lb_load_1_9, P_lb_load_1_10, P_lb_load_2_0, P_lb_load_2_1, P_lb_load_2_2, P_lb_load_2_3, P_lb_load_2_4, P_lb_load_2_5, P_lb_load_2_6, P_lb_load_2_7, P_lb_load_2_8, P_lb_load_2_9, P_lb_load_2_10]
[2023-03-19 18:24:29] [INFO ] Parsed PT model containing 104 places and 605 transitions and 4148 arcs in 131 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Support contains 56 out of 104 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 104/104 places, 605/605 transitions.
Applied a total of 0 rules in 17 ms. Remains 104 /104 variables (removed 0) and now considering 605/605 (removed 0) transitions.
[2023-03-19 18:24:29] [INFO ] Flow matrix only has 475 transitions (discarded 130 similar events)
// Phase 1: matrix 475 rows 104 cols
[2023-03-19 18:24:30] [INFO ] Computed 29 place invariants in 19 ms
[2023-03-19 18:24:30] [INFO ] Implicit Places using invariants in 232 ms returned [10, 11, 12, 14, 15, 16, 17, 18, 19, 42, 43]
Discarding 11 places :
Implicit Place search using SMT only with invariants took 256 ms to find 11 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 93/104 places, 605/605 transitions.
Applied a total of 0 rules in 5 ms. Remains 93 /93 variables (removed 0) and now considering 605/605 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 279 ms. Remains : 93/104 places, 605/605 transitions.
Support contains 56 out of 93 places after structural reductions.
[2023-03-19 18:24:30] [INFO ] Flatten gal took : 74 ms
[2023-03-19 18:24:30] [INFO ] Flatten gal took : 40 ms
[2023-03-19 18:24:30] [INFO ] Input system was already deterministic with 605 transitions.
Support contains 55 out of 93 places (down from 56) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 386 ms. (steps per millisecond=25 ) properties (out of 59) seen :23
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 36) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 31) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 29) seen :0
Running SMT prover for 29 properties.
[2023-03-19 18:24:31] [INFO ] Flow matrix only has 475 transitions (discarded 130 similar events)
// Phase 1: matrix 475 rows 93 cols
[2023-03-19 18:24:31] [INFO ] Computed 18 place invariants in 8 ms
[2023-03-19 18:24:31] [INFO ] [Real]Absence check using 14 positive place invariants in 2 ms returned sat
[2023-03-19 18:24:31] [INFO ] [Real]Absence check using 14 positive and 4 generalized place invariants in 2 ms returned sat
[2023-03-19 18:24:31] [INFO ] After 137ms SMT Verify possible using all constraints in real domain returned unsat :14 sat :0 real:15
[2023-03-19 18:24:31] [INFO ] [Nat]Absence check using 14 positive place invariants in 2 ms returned sat
[2023-03-19 18:24:31] [INFO ] [Nat]Absence check using 14 positive and 4 generalized place invariants in 6 ms returned sat
[2023-03-19 18:24:31] [INFO ] After 311ms SMT Verify possible using state equation in natural domain returned unsat :23 sat :6
[2023-03-19 18:24:31] [INFO ] State equation strengthened by 210 read => feed constraints.
[2023-03-19 18:24:32] [INFO ] After 404ms SMT Verify possible using 210 Read/Feed constraints in natural domain returned unsat :23 sat :6
[2023-03-19 18:24:32] [INFO ] Deduced a trap composed of 21 places in 171 ms of which 4 ms to minimize.
[2023-03-19 18:24:32] [INFO ] Deduced a trap composed of 17 places in 147 ms of which 1 ms to minimize.
[2023-03-19 18:24:33] [INFO ] Deduced a trap composed of 14 places in 117 ms of which 1 ms to minimize.
[2023-03-19 18:24:33] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 3 trap constraints in 495 ms
[2023-03-19 18:24:33] [INFO ] After 1280ms SMT Verify possible using trap constraints in natural domain returned unsat :24 sat :5
Attempting to minimize the solution found.
Minimization took 262 ms.
[2023-03-19 18:24:33] [INFO ] After 1970ms SMT Verify possible using all constraints in natural domain returned unsat :24 sat :5
Fused 29 Parikh solutions to 5 different solutions.
Parikh walk visited 0 properties in 64 ms.
Support contains 13 out of 93 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 93/93 places, 605/605 transitions.
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 9 Pre rules applied. Total rules applied 0 place count 93 transition count 596
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 0 with 18 rules applied. Total rules applied 18 place count 84 transition count 596
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Deduced a syphon composed of 11 places in 2 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 0 with 22 rules applied. Total rules applied 40 place count 73 transition count 585
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 43 place count 71 transition count 584
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 45 place count 70 transition count 583
Free-agglomeration rule (complex) applied 9 times.
Iterating global reduction 0 with 9 rules applied. Total rules applied 54 place count 70 transition count 574
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 63 place count 61 transition count 574
Applied a total of 63 rules in 145 ms. Remains 61 /93 variables (removed 32) and now considering 574/605 (removed 31) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 146 ms. Remains : 61/93 places, 574/605 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 364 ms. (steps per millisecond=27 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 59 ms. (steps per millisecond=169 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-19 18:24:34] [INFO ] Flow matrix only has 444 transitions (discarded 130 similar events)
// Phase 1: matrix 444 rows 61 cols
[2023-03-19 18:24:34] [INFO ] Computed 17 place invariants in 10 ms
[2023-03-19 18:24:34] [INFO ] [Real]Absence check using 13 positive place invariants in 2 ms returned sat
[2023-03-19 18:24:34] [INFO ] [Real]Absence check using 13 positive and 4 generalized place invariants in 2 ms returned sat
[2023-03-19 18:24:34] [INFO ] After 51ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-19 18:24:34] [INFO ] [Nat]Absence check using 13 positive place invariants in 2 ms returned sat
[2023-03-19 18:24:34] [INFO ] [Nat]Absence check using 13 positive and 4 generalized place invariants in 2 ms returned sat
[2023-03-19 18:24:34] [INFO ] After 175ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-19 18:24:34] [INFO ] State equation strengthened by 210 read => feed constraints.
[2023-03-19 18:24:34] [INFO ] After 166ms SMT Verify possible using 210 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-19 18:24:34] [INFO ] After 319ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 103 ms.
[2023-03-19 18:24:34] [INFO ] After 661ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 31 ms.
Support contains 6 out of 61 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 61/61 places, 574/574 transitions.
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 61 transition count 573
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 60 transition count 573
Applied a total of 2 rules in 94 ms. Remains 60 /61 variables (removed 1) and now considering 573/574 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 94 ms. Remains : 60/61 places, 573/574 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 230 ms. (steps per millisecond=43 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 3) seen :0
Interrupted probabilistic random walk after 440546 steps, run timeout after 3001 ms. (steps per millisecond=146 ) properties seen :{}
Probabilistic random walk after 440546 steps, saw 203764 distinct states, run finished after 3002 ms. (steps per millisecond=146 ) properties seen :0
Running SMT prover for 3 properties.
[2023-03-19 18:24:38] [INFO ] Flow matrix only has 443 transitions (discarded 130 similar events)
// Phase 1: matrix 443 rows 60 cols
[2023-03-19 18:24:38] [INFO ] Computed 17 place invariants in 6 ms
[2023-03-19 18:24:38] [INFO ] [Real]Absence check using 13 positive place invariants in 2 ms returned sat
[2023-03-19 18:24:38] [INFO ] [Real]Absence check using 13 positive and 4 generalized place invariants in 2 ms returned sat
[2023-03-19 18:24:38] [INFO ] After 29ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-19 18:24:38] [INFO ] [Nat]Absence check using 13 positive place invariants in 2 ms returned sat
[2023-03-19 18:24:38] [INFO ] [Nat]Absence check using 13 positive and 4 generalized place invariants in 1 ms returned sat
[2023-03-19 18:24:38] [INFO ] After 119ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-19 18:24:38] [INFO ] State equation strengthened by 210 read => feed constraints.
[2023-03-19 18:24:38] [INFO ] After 96ms SMT Verify possible using 210 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-19 18:24:38] [INFO ] After 195ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 76 ms.
[2023-03-19 18:24:38] [INFO ] After 435ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 20 ms.
Support contains 6 out of 60 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 60/60 places, 573/573 transitions.
Applied a total of 0 rules in 31 ms. Remains 60 /60 variables (removed 0) and now considering 573/573 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 31 ms. Remains : 60/60 places, 573/573 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 60/60 places, 573/573 transitions.
Applied a total of 0 rules in 25 ms. Remains 60 /60 variables (removed 0) and now considering 573/573 (removed 0) transitions.
[2023-03-19 18:24:38] [INFO ] Flow matrix only has 443 transitions (discarded 130 similar events)
[2023-03-19 18:24:38] [INFO ] Invariant cache hit.
[2023-03-19 18:24:39] [INFO ] Implicit Places using invariants in 160 ms returned []
[2023-03-19 18:24:39] [INFO ] Flow matrix only has 443 transitions (discarded 130 similar events)
[2023-03-19 18:24:39] [INFO ] Invariant cache hit.
[2023-03-19 18:24:39] [INFO ] State equation strengthened by 210 read => feed constraints.
[2023-03-19 18:24:39] [INFO ] Implicit Places using invariants and state equation in 464 ms returned []
Implicit Place search using SMT with State Equation took 627 ms to find 0 implicit places.
[2023-03-19 18:24:39] [INFO ] Redundant transitions in 43 ms returned []
[2023-03-19 18:24:39] [INFO ] Flow matrix only has 443 transitions (discarded 130 similar events)
[2023-03-19 18:24:39] [INFO ] Invariant cache hit.
[2023-03-19 18:24:39] [INFO ] Dead Transitions using invariants and state equation in 284 ms found 192 transitions.
Found 192 dead transitions using SMT.
Drop transitions removed 192 transitions
Dead transitions reduction (with SMT) removed 192 transitions
Starting structural reductions in REACHABILITY mode, iteration 1 : 60/60 places, 381/573 transitions.
Reduce places removed 2 places and 4 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 58 transition count 377
Reduce places removed 2 places and 4 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 4 place count 56 transition count 373
Reduce places removed 0 places and 4 transitions.
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 1 places and 24 transitions.
Iterating global reduction 2 with 1 rules applied. Total rules applied 5 place count 55 transition count 345
Deduced a syphon composed of 3 places in 0 ms
Applied a total of 5 rules in 20 ms. Remains 55 /60 variables (removed 5) and now considering 345/381 (removed 36) transitions.
[2023-03-19 18:24:39] [INFO ] Flow matrix only has 267 transitions (discarded 78 similar events)
// Phase 1: matrix 267 rows 55 cols
[2023-03-19 18:24:39] [INFO ] Computed 20 place invariants in 3 ms
[2023-03-19 18:24:40] [INFO ] Implicit Places using invariants in 100 ms returned []
[2023-03-19 18:24:40] [INFO ] Flow matrix only has 267 transitions (discarded 78 similar events)
[2023-03-19 18:24:40] [INFO ] Invariant cache hit.
[2023-03-19 18:24:40] [INFO ] State equation strengthened by 122 read => feed constraints.
[2023-03-19 18:24:40] [INFO ] Implicit Places using invariants and state equation in 229 ms returned []
Implicit Place search using SMT with State Equation took 331 ms to find 0 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 2 : 55/60 places, 345/573 transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 1340 ms. Remains : 55/60 places, 345/573 transitions.
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Successfully simplified 27 atomic propositions for a total of 16 simplifications.
FORMULA SimpleLoadBal-PT-10-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SimpleLoadBal-PT-10-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SimpleLoadBal-PT-10-CTLFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 18:24:40] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-19 18:24:40] [INFO ] Flatten gal took : 56 ms
FORMULA SimpleLoadBal-PT-10-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 18:24:40] [INFO ] Flatten gal took : 44 ms
[2023-03-19 18:24:40] [INFO ] Input system was already deterministic with 605 transitions.
Support contains 36 out of 93 places (down from 38) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 93/93 places, 605/605 transitions.
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 11 Pre rules applied. Total rules applied 0 place count 93 transition count 594
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 0 with 22 rules applied. Total rules applied 22 place count 82 transition count 594
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Deduced a syphon composed of 11 places in 1 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 0 with 22 rules applied. Total rules applied 44 place count 71 transition count 583
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 47 place count 69 transition count 582
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 49 place count 68 transition count 581
Applied a total of 49 rules in 66 ms. Remains 68 /93 variables (removed 25) and now considering 581/605 (removed 24) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 66 ms. Remains : 68/93 places, 581/605 transitions.
[2023-03-19 18:24:40] [INFO ] Flatten gal took : 29 ms
[2023-03-19 18:24:40] [INFO ] Flatten gal took : 29 ms
[2023-03-19 18:24:40] [INFO ] Input system was already deterministic with 581 transitions.
Finished random walk after 1793 steps, including 0 resets, run visited all 1 properties in 9 ms. (steps per millisecond=199 )
FORMULA SimpleLoadBal-PT-10-CTLFireability-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 93/93 places, 605/605 transitions.
Applied a total of 0 rules in 2 ms. Remains 93 /93 variables (removed 0) and now considering 605/605 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 93/93 places, 605/605 transitions.
[2023-03-19 18:24:40] [INFO ] Flatten gal took : 23 ms
[2023-03-19 18:24:40] [INFO ] Flatten gal took : 25 ms
[2023-03-19 18:24:40] [INFO ] Input system was already deterministic with 605 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 93/93 places, 605/605 transitions.
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 11 Pre rules applied. Total rules applied 0 place count 93 transition count 594
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 0 with 22 rules applied. Total rules applied 22 place count 82 transition count 594
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 0 with 20 rules applied. Total rules applied 42 place count 72 transition count 584
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 45 place count 70 transition count 583
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 47 place count 69 transition count 582
Applied a total of 47 rules in 27 ms. Remains 69 /93 variables (removed 24) and now considering 582/605 (removed 23) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 28 ms. Remains : 69/93 places, 582/605 transitions.
[2023-03-19 18:24:40] [INFO ] Flatten gal took : 24 ms
[2023-03-19 18:24:40] [INFO ] Flatten gal took : 25 ms
[2023-03-19 18:24:40] [INFO ] Input system was already deterministic with 582 transitions.
Starting structural reductions in LTL mode, iteration 0 : 93/93 places, 605/605 transitions.
Applied a total of 0 rules in 1 ms. Remains 93 /93 variables (removed 0) and now considering 605/605 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 93/93 places, 605/605 transitions.
[2023-03-19 18:24:41] [INFO ] Flatten gal took : 20 ms
[2023-03-19 18:24:41] [INFO ] Flatten gal took : 21 ms
[2023-03-19 18:24:41] [INFO ] Input system was already deterministic with 605 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 93/93 places, 605/605 transitions.
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 11 Pre rules applied. Total rules applied 0 place count 93 transition count 594
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 0 with 22 rules applied. Total rules applied 22 place count 82 transition count 594
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Deduced a syphon composed of 11 places in 1 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 0 with 22 rules applied. Total rules applied 44 place count 71 transition count 583
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 47 place count 69 transition count 582
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 49 place count 68 transition count 581
Applied a total of 49 rules in 31 ms. Remains 68 /93 variables (removed 25) and now considering 581/605 (removed 24) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 68/93 places, 581/605 transitions.
[2023-03-19 18:24:41] [INFO ] Flatten gal took : 23 ms
[2023-03-19 18:24:41] [INFO ] Flatten gal took : 24 ms
[2023-03-19 18:24:41] [INFO ] Input system was already deterministic with 581 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 946116 steps, run timeout after 3001 ms. (steps per millisecond=315 ) properties seen :{}
Probabilistic random walk after 946116 steps, saw 306787 distinct states, run finished after 3001 ms. (steps per millisecond=315 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-19 18:24:44] [INFO ] Flow matrix only has 451 transitions (discarded 130 similar events)
// Phase 1: matrix 451 rows 68 cols
[2023-03-19 18:24:44] [INFO ] Computed 17 place invariants in 10 ms
[2023-03-19 18:24:44] [INFO ] [Real]Absence check using 13 positive place invariants in 3 ms returned sat
[2023-03-19 18:24:44] [INFO ] [Real]Absence check using 13 positive and 4 generalized place invariants in 6 ms returned sat
[2023-03-19 18:24:44] [INFO ] After 172ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 18:24:44] [INFO ] [Nat]Absence check using 13 positive place invariants in 2 ms returned sat
[2023-03-19 18:24:44] [INFO ] [Nat]Absence check using 13 positive and 4 generalized place invariants in 1 ms returned sat
[2023-03-19 18:24:44] [INFO ] After 120ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 18:24:44] [INFO ] State equation strengthened by 210 read => feed constraints.
[2023-03-19 18:24:44] [INFO ] After 89ms SMT Verify possible using 210 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 18:24:44] [INFO ] After 122ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 32 ms.
[2023-03-19 18:24:44] [INFO ] After 313ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 45 ms.
Support contains 3 out of 68 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 68/68 places, 581/581 transitions.
Free-agglomeration rule (complex) applied 9 times.
Iterating global reduction 0 with 9 rules applied. Total rules applied 9 place count 68 transition count 572
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 18 place count 59 transition count 572
Applied a total of 18 rules in 39 ms. Remains 59 /68 variables (removed 9) and now considering 572/581 (removed 9) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 39 ms. Remains : 59/68 places, 572/581 transitions.
Finished random walk after 6786 steps, including 0 resets, run visited all 1 properties in 50 ms. (steps per millisecond=135 )
FORMULA SimpleLoadBal-PT-10-CTLFireability-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 93/93 places, 605/605 transitions.
Applied a total of 0 rules in 2 ms. Remains 93 /93 variables (removed 0) and now considering 605/605 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 93/93 places, 605/605 transitions.
[2023-03-19 18:24:44] [INFO ] Flatten gal took : 23 ms
[2023-03-19 18:24:44] [INFO ] Flatten gal took : 23 ms
[2023-03-19 18:24:45] [INFO ] Input system was already deterministic with 605 transitions.
Starting structural reductions in LTL mode, iteration 0 : 93/93 places, 605/605 transitions.
Applied a total of 0 rules in 1 ms. Remains 93 /93 variables (removed 0) and now considering 605/605 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 93/93 places, 605/605 transitions.
[2023-03-19 18:24:45] [INFO ] Flatten gal took : 19 ms
[2023-03-19 18:24:45] [INFO ] Flatten gal took : 21 ms
[2023-03-19 18:24:45] [INFO ] Input system was already deterministic with 605 transitions.
Starting structural reductions in LTL mode, iteration 0 : 93/93 places, 605/605 transitions.
Applied a total of 0 rules in 2 ms. Remains 93 /93 variables (removed 0) and now considering 605/605 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 93/93 places, 605/605 transitions.
[2023-03-19 18:24:45] [INFO ] Flatten gal took : 21 ms
[2023-03-19 18:24:45] [INFO ] Flatten gal took : 21 ms
[2023-03-19 18:24:45] [INFO ] Input system was already deterministic with 605 transitions.
Starting structural reductions in LTL mode, iteration 0 : 93/93 places, 605/605 transitions.
Applied a total of 0 rules in 1 ms. Remains 93 /93 variables (removed 0) and now considering 605/605 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 93/93 places, 605/605 transitions.
[2023-03-19 18:24:45] [INFO ] Flatten gal took : 19 ms
[2023-03-19 18:24:45] [INFO ] Flatten gal took : 21 ms
[2023-03-19 18:24:45] [INFO ] Input system was already deterministic with 605 transitions.
Starting structural reductions in LTL mode, iteration 0 : 93/93 places, 605/605 transitions.
Applied a total of 0 rules in 2 ms. Remains 93 /93 variables (removed 0) and now considering 605/605 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 93/93 places, 605/605 transitions.
[2023-03-19 18:24:45] [INFO ] Flatten gal took : 19 ms
[2023-03-19 18:24:45] [INFO ] Flatten gal took : 39 ms
[2023-03-19 18:24:45] [INFO ] Input system was already deterministic with 605 transitions.
Starting structural reductions in LTL mode, iteration 0 : 93/93 places, 605/605 transitions.
Applied a total of 0 rules in 1 ms. Remains 93 /93 variables (removed 0) and now considering 605/605 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 93/93 places, 605/605 transitions.
[2023-03-19 18:24:45] [INFO ] Flatten gal took : 20 ms
[2023-03-19 18:24:45] [INFO ] Flatten gal took : 20 ms
[2023-03-19 18:24:45] [INFO ] Input system was already deterministic with 605 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 93/93 places, 605/605 transitions.
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 11 Pre rules applied. Total rules applied 0 place count 93 transition count 594
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 0 with 22 rules applied. Total rules applied 22 place count 82 transition count 594
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 0 with 22 rules applied. Total rules applied 44 place count 71 transition count 583
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 47 place count 69 transition count 582
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 49 place count 68 transition count 581
Applied a total of 49 rules in 26 ms. Remains 68 /93 variables (removed 25) and now considering 581/605 (removed 24) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 26 ms. Remains : 68/93 places, 581/605 transitions.
[2023-03-19 18:24:45] [INFO ] Flatten gal took : 21 ms
[2023-03-19 18:24:45] [INFO ] Flatten gal took : 23 ms
[2023-03-19 18:24:45] [INFO ] Input system was already deterministic with 581 transitions.
Finished random walk after 659 steps, including 0 resets, run visited all 1 properties in 5 ms. (steps per millisecond=131 )
FORMULA SimpleLoadBal-PT-10-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
[2023-03-19 18:24:45] [INFO ] Flatten gal took : 20 ms
[2023-03-19 18:24:45] [INFO ] Flatten gal took : 19 ms
[2023-03-19 18:24:45] [INFO ] Export to MCC of 9 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-19 18:24:45] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 93 places, 605 transitions and 4126 arcs took 4 ms.
Total runtime 16026 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SimpleLoadBal-PT-10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/371
CTLFireability

FORMULA SimpleLoadBal-PT-10-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679250382413

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/371/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/371/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/371/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 4 (type EXCL) for 3 SimpleLoadBal-PT-10-CTLFireability-04
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-04
lola: result : false
lola: markings : 37
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 20 (type EXCL) for 19 SimpleLoadBal-PT-10-CTLFireability-10
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:776
lola: LAUNCH task # 38 (type FNDP) for 25 SimpleLoadBal-PT-10-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 1 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/360 8/32 SimpleLoadBal-PT-10-CTLFireability-10 1564075 m, 312815 m/sec, 2622320 t fired, .
38 EF DL FNDP 5/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 71782 t fired, 1 attempts, .

Time elapsed: 5 secs. Pages in use: 8
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 1 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/360 14/32 SimpleLoadBal-PT-10-CTLFireability-10 2913327 m, 269850 m/sec, 5066884 t fired, .
38 EF DL FNDP 10/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 146470 t fired, 1 attempts, .

Time elapsed: 10 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 1 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/360 19/32 SimpleLoadBal-PT-10-CTLFireability-10 4119112 m, 241157 m/sec, 7306999 t fired, .
38 EF DL FNDP 15/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 221428 t fired, 1 attempts, .

Time elapsed: 15 secs. Pages in use: 19
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 1 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/360 25/32 SimpleLoadBal-PT-10-CTLFireability-10 5390453 m, 254268 m/sec, 9736798 t fired, .
38 EF DL FNDP 20/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 301391 t fired, 1 attempts, .

Time elapsed: 20 secs. Pages in use: 25
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 1 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/360 30/32 SimpleLoadBal-PT-10-CTLFireability-10 6557317 m, 233372 m/sec, 12015039 t fired, .
38 EF DL FNDP 25/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 375682 t fired, 1 attempts, .

Time elapsed: 25 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 9
lola: CANCELED task # 20 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 1 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 EF DL FNDP 30/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 456456 t fired, 1 attempts, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 9
lola: LAUNCH task # 30 (type EXCL) for 25 SimpleLoadBal-PT-10-CTLFireability-12
lola: time limit : 396 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-12
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 SimpleLoadBal-PT-10-CTLFireability-11
lola: time limit : 446 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 1 1 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/446 8/32 SimpleLoadBal-PT-10-CTLFireability-11 1686033 m, 337206 m/sec, 4117938 t fired, .
38 EF DL FNDP 35/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 537207 t fired, 1 attempts, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 1 1 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/446 15/32 SimpleLoadBal-PT-10-CTLFireability-11 3171908 m, 297175 m/sec, 7821550 t fired, .
38 EF DL FNDP 40/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 613490 t fired, 1 attempts, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 1 1 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/446 22/32 SimpleLoadBal-PT-10-CTLFireability-11 4659999 m, 297618 m/sec, 11535182 t fired, .
38 EF DL FNDP 45/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 687889 t fired, 1 attempts, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 9
lola: FINISHED task # 23 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-11
lola: result : false
lola: markings : 5712995
lola: fired transitions : 14205175
lola: time used : 18.000000
lola: memory pages used : 26
lola: LAUNCH task # 17 (type EXCL) for 16 SimpleLoadBal-PT-10-CTLFireability-09
lola: time limit : 507 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-09
lola: result : true
lola: markings : 11
lola: fired transitions : 20
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 SimpleLoadBal-PT-10-CTLFireability-07
lola: time limit : 592 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-07
lola: result : false
lola: markings : 85
lola: fired transitions : 255
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 9 (type EXCL) for 6 SimpleLoadBal-PT-10-CTLFireability-05
lola: time limit : 710 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-05
lola: result : true
lola: markings : 85
lola: fired transitions : 170
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 SimpleLoadBal-PT-10-CTLFireability-03
lola: time limit : 1184 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-03
lola: result : false
lola: markings : 85
lola: fired transitions : 86
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 25 SimpleLoadBal-PT-10-CTLFireability-12
lola: time limit : 1776 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 EF DL EXCL 2/1776 1/32 SimpleLoadBal-PT-10-CTLFireability-12 22776 m, 4555 m/sec, 30510 t fired, .
38 EF DL FNDP 50/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 759881 t fired, 1 attempts, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 EF DL EXCL 7/1776 1/32 SimpleLoadBal-PT-10-CTLFireability-12 98898 m, 15224 m/sec, 151635 t fired, .
38 EF DL FNDP 55/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 834453 t fired, 1 attempts, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 EF DL EXCL 12/1776 1/32 SimpleLoadBal-PT-10-CTLFireability-12 171129 m, 14446 m/sec, 289362 t fired, .
38 EF DL FNDP 60/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 907979 t fired, 1 attempts, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 EF DL EXCL 17/1776 1/32 SimpleLoadBal-PT-10-CTLFireability-12 240602 m, 13894 m/sec, 452033 t fired, .
38 EF DL FNDP 65/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 980441 t fired, 1 attempts, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 EF DL EXCL 22/1776 2/32 SimpleLoadBal-PT-10-CTLFireability-12 306767 m, 13233 m/sec, 678444 t fired, .
38 EF DL FNDP 70/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 1055949 t fired, 2 attempts, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 EF DL EXCL 27/1776 2/32 SimpleLoadBal-PT-10-CTLFireability-12 367841 m, 12214 m/sec, 955528 t fired, .
38 EF DL FNDP 75/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 1129931 t fired, 2 attempts, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 EF DL EXCL 32/1776 2/32 SimpleLoadBal-PT-10-CTLFireability-12 430322 m, 12496 m/sec, 1284616 t fired, .
38 EF DL FNDP 80/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 1206885 t fired, 2 attempts, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 EF DL EXCL 37/1776 2/32 SimpleLoadBal-PT-10-CTLFireability-12 492259 m, 12387 m/sec, 1614177 t fired, .
38 EF DL FNDP 85/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 1281233 t fired, 2 attempts, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 EF DL EXCL 42/1776 3/32 SimpleLoadBal-PT-10-CTLFireability-12 555613 m, 12670 m/sec, 1918061 t fired, .
38 EF DL FNDP 90/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 1354953 t fired, 2 attempts, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 EF DL EXCL 47/1776 3/32 SimpleLoadBal-PT-10-CTLFireability-12 620236 m, 12924 m/sec, 2203907 t fired, .
38 EF DL FNDP 95/3600 0/5 SimpleLoadBal-PT-10-CTLFireability-12 1428897 t fired, 2 attempts, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 9
lola: FINISHED task # 37 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-12
lola: result : false
lola: markings : 636498
lola: fired transitions : 2268922
lola: time used : 48.000000
lola: memory pages used : 3
lola: CANCELED task # 38 (type FNDP) for SimpleLoadBal-PT-10-CTLFireability-12 (obsolete)
lola: LAUNCH task # 36 (type EXCL) for 32 SimpleLoadBal-PT-10-CTLFireability-13
lola: time limit : 3504 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type FNDP) for SimpleLoadBal-PT-10-CTLFireability-12
lola: result : unknown
lola: fired transitions : 1447255
lola: tried executions : 3
lola: time used : 96.000000
lola: memory pages used : 0
lola: FINISHED task # 36 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-13
lola: result : true
lola: markings : 85
lola: fired transitions : 85
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 9

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-10: CTL unknown AGGR
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: CONJ false state space
SimpleLoadBal-PT-10-CTLFireability-13: F false state space / EG


Time elapsed: 96 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SimpleLoadBal-PT-10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SimpleLoadBal-PT-10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-tajo-167905976800514"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SimpleLoadBal-PT-10.tgz
mv SimpleLoadBal-PT-10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;