Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976800490.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
....................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SieveSingleMsgMbox-PT-d2m96, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976800490
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 8.3K Feb 26 10:29 CTLCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 26 10:29 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K Feb 26 10:28 CTLFireability.txt
-rw-r--r-- 1 mcc users 38K Feb 26 10:28 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 17:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 17:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 17:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 17:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.5K Feb 26 10:30 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 10:30 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.1K Feb 26 10:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 23K Feb 26 10:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 17:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:06 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 1.1M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-00
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-01
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-02
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-03
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-04
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-05
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-06
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-07
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-08
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-09
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-10
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-11
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-12
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-13
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-14
FORMULA_NAME SieveSingleMsgMbox-PT-d2m96-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679249892778

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SieveSingleMsgMbox-PT-d2m96
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 18:18:14] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 18:18:14] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 18:18:15] [INFO ] Load time of PNML (sax parser for PT used): 117 ms
[2023-03-19 18:18:15] [INFO ] Transformed 2398 places.
[2023-03-19 18:18:15] [INFO ] Transformed 1954 transitions.
[2023-03-19 18:18:15] [INFO ] Parsed PT model containing 2398 places and 1954 transitions and 7816 arcs in 198 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Deduced a syphon composed of 1984 places in 12 ms
Reduce places removed 1984 places and 0 transitions.
Support contains 59 out of 414 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 414/414 places, 1954/1954 transitions.
Reduce places removed 25 places and 0 transitions.
Ensure Unique test removed 828 transitions
Reduce isomorphic transitions removed 828 transitions.
Iterating post reduction 0 with 853 rules applied. Total rules applied 853 place count 389 transition count 1126
Discarding 77 places :
Symmetric choice reduction at 1 with 77 rule applications. Total rules 930 place count 312 transition count 915
Iterating global reduction 1 with 77 rules applied. Total rules applied 1007 place count 312 transition count 915
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 1016 place count 312 transition count 906
Discarding 50 places :
Symmetric choice reduction at 2 with 50 rule applications. Total rules 1066 place count 262 transition count 856
Iterating global reduction 2 with 50 rules applied. Total rules applied 1116 place count 262 transition count 856
Ensure Unique test removed 46 transitions
Reduce isomorphic transitions removed 46 transitions.
Iterating post reduction 2 with 46 rules applied. Total rules applied 1162 place count 262 transition count 810
Discarding 16 places :
Symmetric choice reduction at 3 with 16 rule applications. Total rules 1178 place count 246 transition count 792
Iterating global reduction 3 with 16 rules applied. Total rules applied 1194 place count 246 transition count 792
Ensure Unique test removed 64 transitions
Reduce isomorphic transitions removed 64 transitions.
Iterating post reduction 3 with 64 rules applied. Total rules applied 1258 place count 246 transition count 728
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 1264 place count 240 transition count 718
Iterating global reduction 4 with 6 rules applied. Total rules applied 1270 place count 240 transition count 718
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 1276 place count 234 transition count 712
Iterating global reduction 4 with 6 rules applied. Total rules applied 1282 place count 234 transition count 712
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 1284 place count 232 transition count 710
Iterating global reduction 4 with 2 rules applied. Total rules applied 1286 place count 232 transition count 710
Applied a total of 1286 rules in 88 ms. Remains 232 /414 variables (removed 182) and now considering 710/1954 (removed 1244) transitions.
// Phase 1: matrix 710 rows 232 cols
[2023-03-19 18:18:15] [INFO ] Computed 5 place invariants in 26 ms
[2023-03-19 18:18:15] [INFO ] Implicit Places using invariants in 282 ms returned []
[2023-03-19 18:18:15] [INFO ] Invariant cache hit.
[2023-03-19 18:18:15] [INFO ] State equation strengthened by 536 read => feed constraints.
[2023-03-19 18:18:16] [INFO ] Implicit Places using invariants and state equation in 958 ms returned []
Implicit Place search using SMT with State Equation took 1263 ms to find 0 implicit places.
[2023-03-19 18:18:16] [INFO ] Invariant cache hit.
[2023-03-19 18:18:16] [INFO ] Dead Transitions using invariants and state equation in 203 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 232/414 places, 710/1954 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1556 ms. Remains : 232/414 places, 710/1954 transitions.
Support contains 59 out of 232 places after structural reductions.
[2023-03-19 18:18:16] [INFO ] Flatten gal took : 65 ms
[2023-03-19 18:18:16] [INFO ] Flatten gal took : 42 ms
[2023-03-19 18:18:17] [INFO ] Input system was already deterministic with 710 transitions.
Support contains 57 out of 232 places (down from 59) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2230 resets, run finished after 462 ms. (steps per millisecond=21 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 50 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 103 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 46 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 105 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 59 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 48 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 38 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 47 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 40 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 46 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 57 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 48 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 56 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 34 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 51 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 108 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 49 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 44 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 45 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 39 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 60 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 53 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 51 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 46 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 100 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 43 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 43 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 42 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 103 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 43 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 45 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 52) seen :0
Interrupted probabilistic random walk after 179894 steps, run timeout after 3001 ms. (steps per millisecond=59 ) properties seen :{0=1, 2=1, 3=1, 5=1, 6=1, 7=1, 10=1, 12=1, 17=1, 18=1, 19=1, 21=1, 22=1, 23=1, 24=1, 25=1, 26=1, 27=1, 28=1, 31=1, 33=1, 34=1, 40=1, 41=1, 42=1, 43=1, 44=1, 48=1}
Probabilistic random walk after 179894 steps, saw 87161 distinct states, run finished after 3004 ms. (steps per millisecond=59 ) properties seen :28
Running SMT prover for 24 properties.
[2023-03-19 18:18:21] [INFO ] Invariant cache hit.
[2023-03-19 18:18:21] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 18:18:21] [INFO ] [Real]Absence check using 2 positive and 3 generalized place invariants in 6 ms returned sat
[2023-03-19 18:18:22] [INFO ] After 1590ms SMT Verify possible using all constraints in real domain returned unsat :4 sat :0 real:20
[2023-03-19 18:18:23] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 18:18:23] [INFO ] [Nat]Absence check using 2 positive and 3 generalized place invariants in 5 ms returned sat
[2023-03-19 18:18:24] [INFO ] After 1298ms SMT Verify possible using state equation in natural domain returned unsat :4 sat :20
[2023-03-19 18:18:24] [INFO ] State equation strengthened by 536 read => feed constraints.
[2023-03-19 18:18:27] [INFO ] After 3485ms SMT Verify possible using 536 Read/Feed constraints in natural domain returned unsat :4 sat :20
[2023-03-19 18:18:28] [INFO ] Deduced a trap composed of 64 places in 62 ms of which 6 ms to minimize.
[2023-03-19 18:18:28] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 147 ms
[2023-03-19 18:18:31] [INFO ] Deduced a trap composed of 28 places in 86 ms of which 1 ms to minimize.
[2023-03-19 18:18:31] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 266 ms
[2023-03-19 18:18:32] [INFO ] After 8049ms SMT Verify possible using trap constraints in natural domain returned unsat :4 sat :20
Attempting to minimize the solution found.
Minimization took 3780 ms.
[2023-03-19 18:18:36] [INFO ] After 13377ms SMT Verify possible using all constraints in natural domain returned unsat :4 sat :20
Fused 24 Parikh solutions to 20 different solutions.
Parikh walk visited 0 properties in 2916 ms.
Support contains 21 out of 232 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 232/232 places, 710/710 transitions.
Graph (complete) has 1062 edges and 232 vertex of which 231 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.3 ms
Discarding 1 places :
Also discarding 0 output transitions
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 3 place count 231 transition count 708
Discarding 29 places :
Symmetric choice reduction at 1 with 29 rule applications. Total rules 32 place count 202 transition count 433
Iterating global reduction 1 with 29 rules applied. Total rules applied 61 place count 202 transition count 433
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 66 place count 202 transition count 428
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 91 place count 177 transition count 403
Iterating global reduction 2 with 25 rules applied. Total rules applied 116 place count 177 transition count 403
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 123 place count 177 transition count 396
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 135 place count 165 transition count 379
Iterating global reduction 3 with 12 rules applied. Total rules applied 147 place count 165 transition count 379
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 3 with 7 rules applied. Total rules applied 154 place count 165 transition count 372
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 156 place count 163 transition count 369
Iterating global reduction 4 with 2 rules applied. Total rules applied 158 place count 163 transition count 369
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 159 place count 162 transition count 368
Iterating global reduction 4 with 1 rules applied. Total rules applied 160 place count 162 transition count 368
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 161 place count 161 transition count 367
Iterating global reduction 4 with 1 rules applied. Total rules applied 162 place count 161 transition count 367
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 163 place count 160 transition count 366
Iterating global reduction 4 with 1 rules applied. Total rules applied 164 place count 160 transition count 366
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 165 place count 159 transition count 365
Iterating global reduction 4 with 1 rules applied. Total rules applied 166 place count 159 transition count 365
Applied a total of 166 rules in 88 ms. Remains 159 /232 variables (removed 73) and now considering 365/710 (removed 345) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 90 ms. Remains : 159/232 places, 365/710 transitions.
Incomplete random walk after 10000 steps, including 2293 resets, run finished after 365 ms. (steps per millisecond=27 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 55 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 52 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 37 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 59 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 52 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1000 steps, including 45 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 56 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 103 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1000 steps, including 52 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1000 steps, including 86 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1000 steps, including 43 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 54 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 56 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 57 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 60 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 20) seen :0
Interrupted probabilistic random walk after 235565 steps, run timeout after 3001 ms. (steps per millisecond=78 ) properties seen :{14=1, 16=1}
Probabilistic random walk after 235565 steps, saw 106197 distinct states, run finished after 3001 ms. (steps per millisecond=78 ) properties seen :2
Running SMT prover for 18 properties.
// Phase 1: matrix 365 rows 159 cols
[2023-03-19 18:18:42] [INFO ] Computed 4 place invariants in 3 ms
[2023-03-19 18:18:42] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 18:18:42] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 18:18:43] [INFO ] After 673ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:18
[2023-03-19 18:18:43] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 18:18:43] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 18:18:44] [INFO ] After 750ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :18
[2023-03-19 18:18:44] [INFO ] State equation strengthened by 246 read => feed constraints.
[2023-03-19 18:18:46] [INFO ] After 1636ms SMT Verify possible using 246 Read/Feed constraints in natural domain returned unsat :0 sat :18
[2023-03-19 18:18:46] [INFO ] Deduced a trap composed of 22 places in 60 ms of which 2 ms to minimize.
[2023-03-19 18:18:46] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 91 ms
[2023-03-19 18:18:46] [INFO ] Deduced a trap composed of 43 places in 41 ms of which 0 ms to minimize.
[2023-03-19 18:18:47] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 134 ms
[2023-03-19 18:18:47] [INFO ] After 3491ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :18
Attempting to minimize the solution found.
Minimization took 1167 ms.
[2023-03-19 18:18:49] [INFO ] After 5547ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :18
Parikh walk visited 0 properties in 393 ms.
Support contains 20 out of 159 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 159/159 places, 365/365 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 158 transition count 350
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 158 transition count 350
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 3 place count 157 transition count 349
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 157 transition count 349
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 5 place count 157 transition count 348
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 6 place count 156 transition count 346
Iterating global reduction 1 with 1 rules applied. Total rules applied 7 place count 156 transition count 346
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 8 place count 156 transition count 345
Applied a total of 8 rules in 44 ms. Remains 156 /159 variables (removed 3) and now considering 345/365 (removed 20) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 44 ms. Remains : 156/159 places, 345/365 transitions.
Incomplete random walk after 10000 steps, including 2225 resets, run finished after 312 ms. (steps per millisecond=32 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 55 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 40 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 52 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 46 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 107 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 52 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 49 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 100 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 51 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 51 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 48 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 54 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 43 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Interrupted probabilistic random walk after 248586 steps, run timeout after 3001 ms. (steps per millisecond=82 ) properties seen :{}
Probabilistic random walk after 248586 steps, saw 112218 distinct states, run finished after 3002 ms. (steps per millisecond=82 ) properties seen :0
Running SMT prover for 18 properties.
// Phase 1: matrix 345 rows 156 cols
[2023-03-19 18:18:53] [INFO ] Computed 4 place invariants in 5 ms
[2023-03-19 18:18:53] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 18:18:53] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 18:18:53] [INFO ] After 612ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:18
[2023-03-19 18:18:53] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 18:18:53] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 18:18:54] [INFO ] After 657ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :18
[2023-03-19 18:18:54] [INFO ] State equation strengthened by 230 read => feed constraints.
[2023-03-19 18:18:55] [INFO ] After 1306ms SMT Verify possible using 230 Read/Feed constraints in natural domain returned unsat :0 sat :18
[2023-03-19 18:18:55] [INFO ] Deduced a trap composed of 22 places in 62 ms of which 1 ms to minimize.
[2023-03-19 18:18:55] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 118 ms
[2023-03-19 18:18:56] [INFO ] Deduced a trap composed of 43 places in 36 ms of which 1 ms to minimize.
[2023-03-19 18:18:56] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 69 ms
[2023-03-19 18:18:57] [INFO ] After 3022ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :18
Attempting to minimize the solution found.
Minimization took 1509 ms.
[2023-03-19 18:18:59] [INFO ] After 5288ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :18
Parikh walk visited 0 properties in 438 ms.
Support contains 20 out of 156 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 156/156 places, 345/345 transitions.
Applied a total of 0 rules in 12 ms. Remains 156 /156 variables (removed 0) and now considering 345/345 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 13 ms. Remains : 156/156 places, 345/345 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 156/156 places, 345/345 transitions.
Applied a total of 0 rules in 12 ms. Remains 156 /156 variables (removed 0) and now considering 345/345 (removed 0) transitions.
[2023-03-19 18:18:59] [INFO ] Invariant cache hit.
[2023-03-19 18:18:59] [INFO ] Implicit Places using invariants in 73 ms returned []
[2023-03-19 18:18:59] [INFO ] Invariant cache hit.
[2023-03-19 18:18:59] [INFO ] State equation strengthened by 230 read => feed constraints.
[2023-03-19 18:19:00] [INFO ] Implicit Places using invariants and state equation in 555 ms returned []
Implicit Place search using SMT with State Equation took 632 ms to find 0 implicit places.
[2023-03-19 18:19:00] [INFO ] Redundant transitions in 15 ms returned []
[2023-03-19 18:19:00] [INFO ] Invariant cache hit.
[2023-03-19 18:19:00] [INFO ] Dead Transitions using invariants and state equation in 120 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 789 ms. Remains : 156/156 places, 345/345 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 156 transition count 339
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 11 place count 151 transition count 339
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 16 Pre rules applied. Total rules applied 11 place count 151 transition count 323
Deduced a syphon composed of 16 places in 1 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 2 with 32 rules applied. Total rules applied 43 place count 135 transition count 323
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 22 rules applied. Total rules applied 65 place count 124 transition count 312
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -14
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 69 place count 122 transition count 326
Applied a total of 69 rules in 22 ms. Remains 122 /156 variables (removed 34) and now considering 326/345 (removed 19) transitions.
Running SMT prover for 18 properties.
// Phase 1: matrix 326 rows 122 cols
[2023-03-19 18:19:00] [INFO ] Computed 4 place invariants in 3 ms
[2023-03-19 18:19:00] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 18:19:00] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 18:19:01] [INFO ] After 727ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:18
[2023-03-19 18:19:01] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 18:19:01] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 18:19:01] [INFO ] After 647ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :18
[2023-03-19 18:19:01] [INFO ] Deduced a trap composed of 13 places in 54 ms of which 1 ms to minimize.
[2023-03-19 18:19:01] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 73 ms
[2023-03-19 18:19:02] [INFO ] Deduced a trap composed of 30 places in 26 ms of which 1 ms to minimize.
[2023-03-19 18:19:02] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 56 ms
[2023-03-19 18:19:02] [INFO ] After 1548ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :18
Attempting to minimize the solution found.
Minimization took 810 ms.
[2023-03-19 18:19:03] [INFO ] After 2480ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :18
Successfully simplified 4 atomic propositions for a total of 16 simplifications.
[2023-03-19 18:19:03] [INFO ] Flatten gal took : 41 ms
[2023-03-19 18:19:03] [INFO ] Flatten gal took : 40 ms
[2023-03-19 18:19:03] [INFO ] Input system was already deterministic with 710 transitions.
Support contains 46 out of 232 places (down from 47) after GAL structural reductions.
Computed a total of 43 stabilizing places and 84 stable transitions
Graph (complete) has 1149 edges and 232 vertex of which 231 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.11 ms
Starting structural reductions in LTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 39 place count 193 transition count 351
Iterating global reduction 0 with 39 rules applied. Total rules applied 78 place count 193 transition count 351
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 80 place count 193 transition count 349
Discarding 35 places :
Symmetric choice reduction at 1 with 35 rule applications. Total rules 115 place count 158 transition count 314
Iterating global reduction 1 with 35 rules applied. Total rules applied 150 place count 158 transition count 314
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 166 place count 158 transition count 298
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 182 place count 142 transition count 276
Iterating global reduction 2 with 16 rules applied. Total rules applied 198 place count 142 transition count 276
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 2 with 17 rules applied. Total rules applied 215 place count 142 transition count 259
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 217 place count 140 transition count 257
Iterating global reduction 3 with 2 rules applied. Total rules applied 219 place count 140 transition count 257
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 220 place count 139 transition count 256
Iterating global reduction 3 with 1 rules applied. Total rules applied 221 place count 139 transition count 256
Applied a total of 221 rules in 17 ms. Remains 139 /232 variables (removed 93) and now considering 256/710 (removed 454) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 139/232 places, 256/710 transitions.
[2023-03-19 18:19:03] [INFO ] Flatten gal took : 12 ms
[2023-03-19 18:19:03] [INFO ] Flatten gal took : 13 ms
[2023-03-19 18:19:03] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 46 place count 186 transition count 246
Iterating global reduction 0 with 46 rules applied. Total rules applied 92 place count 186 transition count 246
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 95 place count 186 transition count 243
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 137 place count 144 transition count 201
Iterating global reduction 1 with 42 rules applied. Total rules applied 179 place count 144 transition count 201
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 192 place count 144 transition count 188
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 215 place count 121 transition count 152
Iterating global reduction 2 with 23 rules applied. Total rules applied 238 place count 121 transition count 152
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 2 with 17 rules applied. Total rules applied 255 place count 121 transition count 135
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 261 place count 115 transition count 128
Iterating global reduction 3 with 6 rules applied. Total rules applied 267 place count 115 transition count 128
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 272 place count 110 transition count 123
Iterating global reduction 3 with 5 rules applied. Total rules applied 277 place count 110 transition count 123
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 280 place count 107 transition count 120
Iterating global reduction 3 with 3 rules applied. Total rules applied 283 place count 107 transition count 120
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 285 place count 107 transition count 118
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 288 place count 104 transition count 115
Iterating global reduction 4 with 3 rules applied. Total rules applied 291 place count 104 transition count 115
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 292 place count 103 transition count 114
Iterating global reduction 4 with 1 rules applied. Total rules applied 293 place count 103 transition count 114
Applied a total of 293 rules in 32 ms. Remains 103 /232 variables (removed 129) and now considering 114/710 (removed 596) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 33 ms. Remains : 103/232 places, 114/710 transitions.
[2023-03-19 18:19:03] [INFO ] Flatten gal took : 5 ms
[2023-03-19 18:19:03] [INFO ] Flatten gal took : 6 ms
[2023-03-19 18:19:03] [INFO ] Input system was already deterministic with 114 transitions.
Incomplete random walk after 10000 steps, including 2256 resets, run finished after 15 ms. (steps per millisecond=666 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 462 resets, run finished after 7 ms. (steps per millisecond=1428 ) properties (out of 1) seen :0
Finished probabilistic random walk after 3525 steps, run visited all 1 properties in 9 ms. (steps per millisecond=391 )
Probabilistic random walk after 3525 steps, saw 1796 distinct states, run finished after 10 ms. (steps per millisecond=352 ) properties seen :1
FORMULA SieveSingleMsgMbox-PT-d2m96-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in LTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 187 transition count 261
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 187 transition count 261
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 93 place count 187 transition count 258
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 135 place count 145 transition count 216
Iterating global reduction 1 with 42 rules applied. Total rules applied 177 place count 145 transition count 216
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 190 place count 145 transition count 203
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 211 place count 124 transition count 171
Iterating global reduction 2 with 21 rules applied. Total rules applied 232 place count 124 transition count 171
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 2 with 16 rules applied. Total rules applied 248 place count 124 transition count 155
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 252 place count 120 transition count 150
Iterating global reduction 3 with 4 rules applied. Total rules applied 256 place count 120 transition count 150
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 259 place count 117 transition count 147
Iterating global reduction 3 with 3 rules applied. Total rules applied 262 place count 117 transition count 147
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 264 place count 115 transition count 145
Iterating global reduction 3 with 2 rules applied. Total rules applied 266 place count 115 transition count 145
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 268 place count 115 transition count 143
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 270 place count 113 transition count 141
Iterating global reduction 4 with 2 rules applied. Total rules applied 272 place count 113 transition count 141
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 273 place count 112 transition count 140
Iterating global reduction 4 with 1 rules applied. Total rules applied 274 place count 112 transition count 140
Applied a total of 274 rules in 16 ms. Remains 112 /232 variables (removed 120) and now considering 140/710 (removed 570) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 112/232 places, 140/710 transitions.
[2023-03-19 18:19:03] [INFO ] Flatten gal took : 5 ms
[2023-03-19 18:19:03] [INFO ] Flatten gal took : 5 ms
[2023-03-19 18:19:03] [INFO ] Input system was already deterministic with 140 transitions.
Starting structural reductions in LTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 46 place count 186 transition count 260
Iterating global reduction 0 with 46 rules applied. Total rules applied 92 place count 186 transition count 260
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 95 place count 186 transition count 257
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 137 place count 144 transition count 215
Iterating global reduction 1 with 42 rules applied. Total rules applied 179 place count 144 transition count 215
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 192 place count 144 transition count 202
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 214 place count 122 transition count 168
Iterating global reduction 2 with 22 rules applied. Total rules applied 236 place count 122 transition count 168
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 2 with 17 rules applied. Total rules applied 253 place count 122 transition count 151
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 258 place count 117 transition count 145
Iterating global reduction 3 with 5 rules applied. Total rules applied 263 place count 117 transition count 145
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 267 place count 113 transition count 141
Iterating global reduction 3 with 4 rules applied. Total rules applied 271 place count 113 transition count 141
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 273 place count 111 transition count 139
Iterating global reduction 3 with 2 rules applied. Total rules applied 275 place count 111 transition count 139
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 277 place count 111 transition count 137
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 279 place count 109 transition count 135
Iterating global reduction 4 with 2 rules applied. Total rules applied 281 place count 109 transition count 135
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 282 place count 108 transition count 134
Iterating global reduction 4 with 1 rules applied. Total rules applied 283 place count 108 transition count 134
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 284 place count 107 transition count 131
Iterating global reduction 4 with 1 rules applied. Total rules applied 285 place count 107 transition count 131
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 286 place count 106 transition count 130
Iterating global reduction 4 with 1 rules applied. Total rules applied 287 place count 106 transition count 130
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 288 place count 105 transition count 129
Iterating global reduction 4 with 1 rules applied. Total rules applied 289 place count 105 transition count 129
Applied a total of 289 rules in 19 ms. Remains 105 /232 variables (removed 127) and now considering 129/710 (removed 581) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 105/232 places, 129/710 transitions.
[2023-03-19 18:19:03] [INFO ] Flatten gal took : 5 ms
[2023-03-19 18:19:03] [INFO ] Flatten gal took : 5 ms
[2023-03-19 18:19:03] [INFO ] Input system was already deterministic with 129 transitions.
Starting structural reductions in LTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 191 transition count 335
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 191 transition count 335
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 85 place count 191 transition count 332
Discarding 37 places :
Symmetric choice reduction at 1 with 37 rule applications. Total rules 122 place count 154 transition count 295
Iterating global reduction 1 with 37 rules applied. Total rules applied 159 place count 154 transition count 295
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 1 with 15 rules applied. Total rules applied 174 place count 154 transition count 280
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 191 place count 137 transition count 256
Iterating global reduction 2 with 17 rules applied. Total rules applied 208 place count 137 transition count 256
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 2 with 17 rules applied. Total rules applied 225 place count 137 transition count 239
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 228 place count 134 transition count 235
Iterating global reduction 3 with 3 rules applied. Total rules applied 231 place count 134 transition count 235
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 233 place count 132 transition count 233
Iterating global reduction 3 with 2 rules applied. Total rules applied 235 place count 132 transition count 233
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 236 place count 131 transition count 232
Iterating global reduction 3 with 1 rules applied. Total rules applied 237 place count 131 transition count 232
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 238 place count 130 transition count 231
Iterating global reduction 3 with 1 rules applied. Total rules applied 239 place count 130 transition count 231
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 240 place count 129 transition count 230
Iterating global reduction 3 with 1 rules applied. Total rules applied 241 place count 129 transition count 230
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 242 place count 128 transition count 227
Iterating global reduction 3 with 1 rules applied. Total rules applied 243 place count 128 transition count 227
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 244 place count 127 transition count 226
Iterating global reduction 3 with 1 rules applied. Total rules applied 245 place count 127 transition count 226
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 246 place count 126 transition count 225
Iterating global reduction 3 with 1 rules applied. Total rules applied 247 place count 126 transition count 225
Applied a total of 247 rules in 22 ms. Remains 126 /232 variables (removed 106) and now considering 225/710 (removed 485) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 126/232 places, 225/710 transitions.
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 8 ms
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 8 ms
[2023-03-19 18:19:04] [INFO ] Input system was already deterministic with 225 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 46 place count 186 transition count 260
Iterating global reduction 0 with 46 rules applied. Total rules applied 92 place count 186 transition count 260
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 95 place count 186 transition count 257
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 137 place count 144 transition count 215
Iterating global reduction 1 with 42 rules applied. Total rules applied 179 place count 144 transition count 215
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 192 place count 144 transition count 202
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 214 place count 122 transition count 168
Iterating global reduction 2 with 22 rules applied. Total rules applied 236 place count 122 transition count 168
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 2 with 17 rules applied. Total rules applied 253 place count 122 transition count 151
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 258 place count 117 transition count 145
Iterating global reduction 3 with 5 rules applied. Total rules applied 263 place count 117 transition count 145
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 267 place count 113 transition count 141
Iterating global reduction 3 with 4 rules applied. Total rules applied 271 place count 113 transition count 141
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 273 place count 111 transition count 139
Iterating global reduction 3 with 2 rules applied. Total rules applied 275 place count 111 transition count 139
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 277 place count 111 transition count 137
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 279 place count 109 transition count 135
Iterating global reduction 4 with 2 rules applied. Total rules applied 281 place count 109 transition count 135
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 282 place count 108 transition count 134
Iterating global reduction 4 with 1 rules applied. Total rules applied 283 place count 108 transition count 134
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 284 place count 107 transition count 131
Iterating global reduction 4 with 1 rules applied. Total rules applied 285 place count 107 transition count 131
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 286 place count 106 transition count 130
Iterating global reduction 4 with 1 rules applied. Total rules applied 287 place count 106 transition count 130
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 288 place count 105 transition count 129
Iterating global reduction 4 with 1 rules applied. Total rules applied 289 place count 105 transition count 129
Applied a total of 289 rules in 34 ms. Remains 105 /232 variables (removed 127) and now considering 129/710 (removed 581) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 34 ms. Remains : 105/232 places, 129/710 transitions.
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 5 ms
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 5 ms
[2023-03-19 18:19:04] [INFO ] Input system was already deterministic with 129 transitions.
Starting structural reductions in LTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 187 transition count 275
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 187 transition count 275
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 93 place count 187 transition count 272
Discarding 41 places :
Symmetric choice reduction at 1 with 41 rule applications. Total rules 134 place count 146 transition count 231
Iterating global reduction 1 with 41 rules applied. Total rules applied 175 place count 146 transition count 231
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 1 with 14 rules applied. Total rules applied 189 place count 146 transition count 217
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 210 place count 125 transition count 185
Iterating global reduction 2 with 21 rules applied. Total rules applied 231 place count 125 transition count 185
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 2 with 17 rules applied. Total rules applied 248 place count 125 transition count 168
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 252 place count 121 transition count 163
Iterating global reduction 3 with 4 rules applied. Total rules applied 256 place count 121 transition count 163
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 259 place count 118 transition count 160
Iterating global reduction 3 with 3 rules applied. Total rules applied 262 place count 118 transition count 160
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 263 place count 117 transition count 159
Iterating global reduction 3 with 1 rules applied. Total rules applied 264 place count 117 transition count 159
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 265 place count 116 transition count 158
Iterating global reduction 3 with 1 rules applied. Total rules applied 266 place count 116 transition count 158
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 267 place count 115 transition count 157
Iterating global reduction 3 with 1 rules applied. Total rules applied 268 place count 115 transition count 157
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 269 place count 114 transition count 154
Iterating global reduction 3 with 1 rules applied. Total rules applied 270 place count 114 transition count 154
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 271 place count 113 transition count 153
Iterating global reduction 3 with 1 rules applied. Total rules applied 272 place count 113 transition count 153
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 273 place count 112 transition count 152
Iterating global reduction 3 with 1 rules applied. Total rules applied 274 place count 112 transition count 152
Applied a total of 274 rules in 17 ms. Remains 112 /232 variables (removed 120) and now considering 152/710 (removed 558) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 112/232 places, 152/710 transitions.
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 5 ms
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 5 ms
[2023-03-19 18:19:04] [INFO ] Input system was already deterministic with 152 transitions.
Starting structural reductions in LTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 190 transition count 306
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 190 transition count 306
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 87 place count 190 transition count 303
Discarding 38 places :
Symmetric choice reduction at 1 with 38 rule applications. Total rules 125 place count 152 transition count 265
Iterating global reduction 1 with 38 rules applied. Total rules applied 163 place count 152 transition count 265
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 173 place count 152 transition count 255
Discarding 19 places :
Symmetric choice reduction at 2 with 19 rule applications. Total rules 192 place count 133 transition count 227
Iterating global reduction 2 with 19 rules applied. Total rules applied 211 place count 133 transition count 227
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 2 with 17 rules applied. Total rules applied 228 place count 133 transition count 210
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 231 place count 130 transition count 206
Iterating global reduction 3 with 3 rules applied. Total rules applied 234 place count 130 transition count 206
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 236 place count 128 transition count 204
Iterating global reduction 3 with 2 rules applied. Total rules applied 238 place count 128 transition count 204
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 239 place count 127 transition count 203
Iterating global reduction 3 with 1 rules applied. Total rules applied 240 place count 127 transition count 203
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 241 place count 126 transition count 202
Iterating global reduction 3 with 1 rules applied. Total rules applied 242 place count 126 transition count 202
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 243 place count 125 transition count 201
Iterating global reduction 3 with 1 rules applied. Total rules applied 244 place count 125 transition count 201
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 245 place count 124 transition count 198
Iterating global reduction 3 with 1 rules applied. Total rules applied 246 place count 124 transition count 198
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 247 place count 123 transition count 197
Iterating global reduction 3 with 1 rules applied. Total rules applied 248 place count 123 transition count 197
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 249 place count 122 transition count 196
Iterating global reduction 3 with 1 rules applied. Total rules applied 250 place count 122 transition count 196
Applied a total of 250 rules in 17 ms. Remains 122 /232 variables (removed 110) and now considering 196/710 (removed 514) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 122/232 places, 196/710 transitions.
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 6 ms
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 6 ms
[2023-03-19 18:19:04] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 36 place count 196 transition count 383
Iterating global reduction 0 with 36 rules applied. Total rules applied 72 place count 196 transition count 383
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 75 place count 196 transition count 380
Discarding 32 places :
Symmetric choice reduction at 1 with 32 rule applications. Total rules 107 place count 164 transition count 348
Iterating global reduction 1 with 32 rules applied. Total rules applied 139 place count 164 transition count 348
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 155 place count 164 transition count 332
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 169 place count 150 transition count 313
Iterating global reduction 2 with 14 rules applied. Total rules applied 183 place count 150 transition count 313
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 2 with 17 rules applied. Total rules applied 200 place count 150 transition count 296
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 202 place count 148 transition count 293
Iterating global reduction 3 with 2 rules applied. Total rules applied 204 place count 148 transition count 293
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 205 place count 147 transition count 292
Iterating global reduction 3 with 1 rules applied. Total rules applied 206 place count 147 transition count 292
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 207 place count 146 transition count 291
Iterating global reduction 3 with 1 rules applied. Total rules applied 208 place count 146 transition count 291
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 209 place count 145 transition count 290
Iterating global reduction 3 with 1 rules applied. Total rules applied 210 place count 145 transition count 290
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 211 place count 144 transition count 289
Iterating global reduction 3 with 1 rules applied. Total rules applied 212 place count 144 transition count 289
Applied a total of 212 rules in 14 ms. Remains 144 /232 variables (removed 88) and now considering 289/710 (removed 421) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 144/232 places, 289/710 transitions.
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 8 ms
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 8 ms
[2023-03-19 18:19:04] [INFO ] Input system was already deterministic with 289 transitions.
Starting structural reductions in LTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 192 transition count 298
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 192 transition count 298
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 82 place count 192 transition count 296
Discarding 37 places :
Symmetric choice reduction at 1 with 37 rule applications. Total rules 119 place count 155 transition count 259
Iterating global reduction 1 with 37 rules applied. Total rules applied 156 place count 155 transition count 259
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 166 place count 155 transition count 249
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 184 place count 137 transition count 222
Iterating global reduction 2 with 18 rules applied. Total rules applied 202 place count 137 transition count 222
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 2 with 17 rules applied. Total rules applied 219 place count 137 transition count 205
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 221 place count 135 transition count 202
Iterating global reduction 3 with 2 rules applied. Total rules applied 223 place count 135 transition count 202
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 224 place count 134 transition count 201
Iterating global reduction 3 with 1 rules applied. Total rules applied 225 place count 134 transition count 201
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 226 place count 133 transition count 200
Iterating global reduction 3 with 1 rules applied. Total rules applied 227 place count 133 transition count 200
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 228 place count 132 transition count 199
Iterating global reduction 3 with 1 rules applied. Total rules applied 229 place count 132 transition count 199
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 230 place count 131 transition count 198
Iterating global reduction 3 with 1 rules applied. Total rules applied 231 place count 131 transition count 198
Applied a total of 231 rules in 12 ms. Remains 131 /232 variables (removed 101) and now considering 198/710 (removed 512) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 131/232 places, 198/710 transitions.
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 6 ms
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 6 ms
[2023-03-19 18:19:04] [INFO ] Input system was already deterministic with 198 transitions.
Starting structural reductions in LTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 46 place count 186 transition count 260
Iterating global reduction 0 with 46 rules applied. Total rules applied 92 place count 186 transition count 260
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 95 place count 186 transition count 257
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 137 place count 144 transition count 215
Iterating global reduction 1 with 42 rules applied. Total rules applied 179 place count 144 transition count 215
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 1 with 14 rules applied. Total rules applied 193 place count 144 transition count 201
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 214 place count 123 transition count 169
Iterating global reduction 2 with 21 rules applied. Total rules applied 235 place count 123 transition count 169
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 2 with 16 rules applied. Total rules applied 251 place count 123 transition count 153
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 255 place count 119 transition count 148
Iterating global reduction 3 with 4 rules applied. Total rules applied 259 place count 119 transition count 148
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 262 place count 116 transition count 145
Iterating global reduction 3 with 3 rules applied. Total rules applied 265 place count 116 transition count 145
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 266 place count 115 transition count 144
Iterating global reduction 3 with 1 rules applied. Total rules applied 267 place count 115 transition count 144
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 268 place count 114 transition count 143
Iterating global reduction 3 with 1 rules applied. Total rules applied 269 place count 114 transition count 143
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 270 place count 113 transition count 142
Iterating global reduction 3 with 1 rules applied. Total rules applied 271 place count 113 transition count 142
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 272 place count 112 transition count 139
Iterating global reduction 3 with 1 rules applied. Total rules applied 273 place count 112 transition count 139
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 274 place count 111 transition count 138
Iterating global reduction 3 with 1 rules applied. Total rules applied 275 place count 111 transition count 138
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 276 place count 110 transition count 137
Iterating global reduction 3 with 1 rules applied. Total rules applied 277 place count 110 transition count 137
Applied a total of 277 rules in 14 ms. Remains 110 /232 variables (removed 122) and now considering 137/710 (removed 573) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 110/232 places, 137/710 transitions.
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 4 ms
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 4 ms
[2023-03-19 18:19:04] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 46 place count 186 transition count 260
Iterating global reduction 0 with 46 rules applied. Total rules applied 92 place count 186 transition count 260
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 95 place count 186 transition count 257
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 137 place count 144 transition count 215
Iterating global reduction 1 with 42 rules applied. Total rules applied 179 place count 144 transition count 215
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 192 place count 144 transition count 202
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 214 place count 122 transition count 168
Iterating global reduction 2 with 22 rules applied. Total rules applied 236 place count 122 transition count 168
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 2 with 17 rules applied. Total rules applied 253 place count 122 transition count 151
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 258 place count 117 transition count 145
Iterating global reduction 3 with 5 rules applied. Total rules applied 263 place count 117 transition count 145
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 267 place count 113 transition count 141
Iterating global reduction 3 with 4 rules applied. Total rules applied 271 place count 113 transition count 141
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 273 place count 111 transition count 139
Iterating global reduction 3 with 2 rules applied. Total rules applied 275 place count 111 transition count 139
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 277 place count 111 transition count 137
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 279 place count 109 transition count 135
Iterating global reduction 4 with 2 rules applied. Total rules applied 281 place count 109 transition count 135
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 282 place count 108 transition count 134
Iterating global reduction 4 with 1 rules applied. Total rules applied 283 place count 108 transition count 134
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 284 place count 107 transition count 131
Iterating global reduction 4 with 1 rules applied. Total rules applied 285 place count 107 transition count 131
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 286 place count 106 transition count 130
Iterating global reduction 4 with 1 rules applied. Total rules applied 287 place count 106 transition count 130
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 288 place count 105 transition count 129
Iterating global reduction 4 with 1 rules applied. Total rules applied 289 place count 105 transition count 129
Applied a total of 289 rules in 25 ms. Remains 105 /232 variables (removed 127) and now considering 129/710 (removed 581) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 25 ms. Remains : 105/232 places, 129/710 transitions.
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 4 ms
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 4 ms
[2023-03-19 18:19:04] [INFO ] Input system was already deterministic with 129 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 187 transition count 275
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 187 transition count 275
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 93 place count 187 transition count 272
Discarding 41 places :
Symmetric choice reduction at 1 with 41 rule applications. Total rules 134 place count 146 transition count 231
Iterating global reduction 1 with 41 rules applied. Total rules applied 175 place count 146 transition count 231
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 188 place count 146 transition count 218
Discarding 20 places :
Symmetric choice reduction at 2 with 20 rule applications. Total rules 208 place count 126 transition count 188
Iterating global reduction 2 with 20 rules applied. Total rules applied 228 place count 126 transition count 188
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 2 with 16 rules applied. Total rules applied 244 place count 126 transition count 172
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 247 place count 123 transition count 168
Iterating global reduction 3 with 3 rules applied. Total rules applied 250 place count 123 transition count 168
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 252 place count 121 transition count 166
Iterating global reduction 3 with 2 rules applied. Total rules applied 254 place count 121 transition count 166
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 255 place count 120 transition count 165
Iterating global reduction 3 with 1 rules applied. Total rules applied 256 place count 120 transition count 165
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 257 place count 119 transition count 164
Iterating global reduction 3 with 1 rules applied. Total rules applied 258 place count 119 transition count 164
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 259 place count 118 transition count 163
Iterating global reduction 3 with 1 rules applied. Total rules applied 260 place count 118 transition count 163
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 261 place count 117 transition count 160
Iterating global reduction 3 with 1 rules applied. Total rules applied 262 place count 117 transition count 160
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 263 place count 116 transition count 159
Iterating global reduction 3 with 1 rules applied. Total rules applied 264 place count 116 transition count 159
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 265 place count 115 transition count 158
Iterating global reduction 3 with 1 rules applied. Total rules applied 266 place count 115 transition count 158
Applied a total of 266 rules in 25 ms. Remains 115 /232 variables (removed 117) and now considering 158/710 (removed 552) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 26 ms. Remains : 115/232 places, 158/710 transitions.
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 4 ms
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 5 ms
[2023-03-19 18:19:04] [INFO ] Input system was already deterministic with 158 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 47 places :
Symmetric choice reduction at 0 with 47 rule applications. Total rules 47 place count 185 transition count 245
Iterating global reduction 0 with 47 rules applied. Total rules applied 94 place count 185 transition count 245
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 97 place count 185 transition count 242
Discarding 42 places :
Symmetric choice reduction at 1 with 42 rule applications. Total rules 139 place count 143 transition count 200
Iterating global reduction 1 with 42 rules applied. Total rules applied 181 place count 143 transition count 200
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 193 place count 143 transition count 188
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 215 place count 121 transition count 154
Iterating global reduction 2 with 22 rules applied. Total rules applied 237 place count 121 transition count 154
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 2 with 16 rules applied. Total rules applied 253 place count 121 transition count 138
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 258 place count 116 transition count 132
Iterating global reduction 3 with 5 rules applied. Total rules applied 263 place count 116 transition count 132
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 267 place count 112 transition count 128
Iterating global reduction 3 with 4 rules applied. Total rules applied 271 place count 112 transition count 128
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 273 place count 110 transition count 126
Iterating global reduction 3 with 2 rules applied. Total rules applied 275 place count 110 transition count 126
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 276 place count 110 transition count 125
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 278 place count 108 transition count 123
Iterating global reduction 4 with 2 rules applied. Total rules applied 280 place count 108 transition count 123
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 281 place count 107 transition count 122
Iterating global reduction 4 with 1 rules applied. Total rules applied 282 place count 107 transition count 122
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 283 place count 106 transition count 119
Iterating global reduction 4 with 1 rules applied. Total rules applied 284 place count 106 transition count 119
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 285 place count 105 transition count 118
Iterating global reduction 4 with 1 rules applied. Total rules applied 286 place count 105 transition count 118
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 287 place count 104 transition count 117
Iterating global reduction 4 with 1 rules applied. Total rules applied 288 place count 104 transition count 117
Applied a total of 288 rules in 26 ms. Remains 104 /232 variables (removed 128) and now considering 117/710 (removed 593) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 26 ms. Remains : 104/232 places, 117/710 transitions.
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 4 ms
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 4 ms
[2023-03-19 18:19:04] [INFO ] Input system was already deterministic with 117 transitions.
Incomplete random walk after 10000 steps, including 2214 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 1020 resets, run finished after 9 ms. (steps per millisecond=1111 ) properties (out of 1) seen :0
Finished probabilistic random walk after 1782 steps, run visited all 1 properties in 6 ms. (steps per millisecond=297 )
Probabilistic random walk after 1782 steps, saw 880 distinct states, run finished after 6 ms. (steps per millisecond=297 ) properties seen :1
FORMULA SieveSingleMsgMbox-PT-d2m96-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in LTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 47 places :
Symmetric choice reduction at 0 with 47 rule applications. Total rules 47 place count 185 transition count 245
Iterating global reduction 0 with 47 rules applied. Total rules applied 94 place count 185 transition count 245
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 97 place count 185 transition count 242
Discarding 43 places :
Symmetric choice reduction at 1 with 43 rule applications. Total rules 140 place count 142 transition count 199
Iterating global reduction 1 with 43 rules applied. Total rules applied 183 place count 142 transition count 199
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 196 place count 142 transition count 186
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 219 place count 119 transition count 150
Iterating global reduction 2 with 23 rules applied. Total rules applied 242 place count 119 transition count 150
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 2 with 17 rules applied. Total rules applied 259 place count 119 transition count 133
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 265 place count 113 transition count 126
Iterating global reduction 3 with 6 rules applied. Total rules applied 271 place count 113 transition count 126
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 276 place count 108 transition count 121
Iterating global reduction 3 with 5 rules applied. Total rules applied 281 place count 108 transition count 121
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 284 place count 105 transition count 118
Iterating global reduction 3 with 3 rules applied. Total rules applied 287 place count 105 transition count 118
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 289 place count 105 transition count 116
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 292 place count 102 transition count 113
Iterating global reduction 4 with 3 rules applied. Total rules applied 295 place count 102 transition count 113
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 296 place count 101 transition count 112
Iterating global reduction 4 with 1 rules applied. Total rules applied 297 place count 101 transition count 112
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 298 place count 100 transition count 109
Iterating global reduction 4 with 1 rules applied. Total rules applied 299 place count 100 transition count 109
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 300 place count 99 transition count 108
Iterating global reduction 4 with 1 rules applied. Total rules applied 301 place count 99 transition count 108
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 302 place count 98 transition count 107
Iterating global reduction 4 with 1 rules applied. Total rules applied 303 place count 98 transition count 107
Applied a total of 303 rules in 14 ms. Remains 98 /232 variables (removed 134) and now considering 107/710 (removed 603) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 98/232 places, 107/710 transitions.
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 3 ms
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 3 ms
[2023-03-19 18:19:04] [INFO ] Input system was already deterministic with 107 transitions.
Starting structural reductions in LTL mode, iteration 0 : 232/232 places, 710/710 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 190 transition count 307
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 190 transition count 307
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 87 place count 190 transition count 304
Discarding 38 places :
Symmetric choice reduction at 1 with 38 rule applications. Total rules 125 place count 152 transition count 266
Iterating global reduction 1 with 38 rules applied. Total rules applied 163 place count 152 transition count 266
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 1 with 14 rules applied. Total rules applied 177 place count 152 transition count 252
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 195 place count 134 transition count 225
Iterating global reduction 2 with 18 rules applied. Total rules applied 213 place count 134 transition count 225
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 2 with 16 rules applied. Total rules applied 229 place count 134 transition count 209
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 231 place count 132 transition count 206
Iterating global reduction 3 with 2 rules applied. Total rules applied 233 place count 132 transition count 206
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 234 place count 131 transition count 205
Iterating global reduction 3 with 1 rules applied. Total rules applied 235 place count 131 transition count 205
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 236 place count 130 transition count 204
Iterating global reduction 3 with 1 rules applied. Total rules applied 237 place count 130 transition count 204
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 238 place count 129 transition count 203
Iterating global reduction 3 with 1 rules applied. Total rules applied 239 place count 129 transition count 203
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 240 place count 128 transition count 202
Iterating global reduction 3 with 1 rules applied. Total rules applied 241 place count 128 transition count 202
Applied a total of 241 rules in 13 ms. Remains 128 /232 variables (removed 104) and now considering 202/710 (removed 508) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 128/232 places, 202/710 transitions.
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 5 ms
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 6 ms
[2023-03-19 18:19:04] [INFO ] Input system was already deterministic with 202 transitions.
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 17 ms
[2023-03-19 18:19:04] [INFO ] Flatten gal took : 17 ms
[2023-03-19 18:19:04] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-19 18:19:04] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 232 places, 710 transitions and 2808 arcs took 4 ms.
Total runtime 49788 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SieveSingleMsgMbox-PT-d2m96
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/379
CTLFireability

FORMULA SieveSingleMsgMbox-PT-d2m96-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d2m96-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d2m96-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d2m96-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d2m96-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d2m96-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393340 kB
MemFree: 13777216 kB
After kill :
MemTotal: 16393340 kB
MemFree: 16105988 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/379/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/379/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/379/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 4 (type EXCL) for 3 SieveSingleMsgMbox-PT-d2m96-CTLFireability-02
lola: time limit : 116 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-02
lola: result : false
lola: markings : 12
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 28 (type EXCL) for 27 SieveSingleMsgMbox-PT-d2m96-CTLFireability-06
lola: time limit : 124 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 53 (type CNST) for 52 SieveSingleMsgMbox-PT-d2m96-CTLFireability-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 53 (type CNST) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-14
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:703
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/199 4/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-06 536268 m, 107253 m/sec, 1739039 t fired, .

Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/199 7/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-06 1142772 m, 121300 m/sec, 3720846 t fired, .

Time elapsed: 11 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/199 11/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-06 1760098 m, 123465 m/sec, 5728283 t fired, .

Time elapsed: 16 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/199 14/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-06 2365391 m, 121058 m/sec, 7715540 t fired, .

Time elapsed: 21 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/199 17/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-06 2962582 m, 119438 m/sec, 9702155 t fired, .

Time elapsed: 26 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/199 20/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-06 3518137 m, 111111 m/sec, 11508613 t fired, .

Time elapsed: 31 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/199 24/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-06 4117876 m, 119947 m/sec, 13456396 t fired, .

Time elapsed: 36 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/199 27/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-06 4709473 m, 118319 m/sec, 15398495 t fired, .

Time elapsed: 41 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/199 31/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-06 5305861 m, 119277 m/sec, 17362169 t fired, .

Time elapsed: 46 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 28 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 64 (type EXCL) for 55 SieveSingleMsgMbox-PT-d2m96-CTLFireability-15
lola: time limit : 208 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-15
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 55 SieveSingleMsgMbox-PT-d2m96-CTLFireability-15
lola: time limit : 221 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-15
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 55 SieveSingleMsgMbox-PT-d2m96-CTLFireability-15
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-15
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 SieveSingleMsgMbox-PT-d2m96-CTLFireability-10
lola: time limit : 253 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/253 3/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-10 466257 m, 93251 m/sec, 1608159 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/253 6/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-10 913788 m, 89506 m/sec, 3205996 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/253 9/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-10 1400459 m, 97334 m/sec, 4995054 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/253 11/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-10 1884682 m, 96844 m/sec, 6727349 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 25/253 14/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-10 2267907 m, 76645 m/sec, 8349509 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 30/253 16/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-10 2659105 m, 78239 m/sec, 10013928 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 35/253 19/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-10 3242751 m, 116729 m/sec, 11947541 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 40/253 22/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-10 3765076 m, 104465 m/sec, 13706699 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 45/253 24/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-10 4152730 m, 77530 m/sec, 15289946 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 50/253 26/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-10 4510056 m, 71465 m/sec, 16860693 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 55/253 28/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-10 4891767 m, 76342 m/sec, 18495943 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 60/253 30/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-10 5259569 m, 73560 m/sec, 20115081 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 65/253 32/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-10 5620367 m, 72159 m/sec, 21739739 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 44 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 41 (type EXCL) for 40 SieveSingleMsgMbox-PT-d2m96-CTLFireability-09
lola: time limit : 267 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-09
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 SieveSingleMsgMbox-PT-d2m96-CTLFireability-08
lola: time limit : 289 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/289 6/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-08 866430 m, 173286 m/sec, 1073872 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/289 11/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-08 1767532 m, 180220 m/sec, 2217508 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/289 16/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-08 2646884 m, 175870 m/sec, 3362834 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/289 20/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-08 3471745 m, 164972 m/sec, 4413662 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/289 25/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-08 4331831 m, 172017 m/sec, 5499607 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 30/289 30/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-08 5176953 m, 169024 m/sec, 6576989 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 38 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 4 0 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 35 (type EXCL) for 30 SieveSingleMsgMbox-PT-d2m96-CTLFireability-07
lola: time limit : 313 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-07
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 30 SieveSingleMsgMbox-PT-d2m96-CTLFireability-07
lola: time limit : 344 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-07
lola: result : true
lola: markings : 759
lola: fired transitions : 825
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 9 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04
lola: time limit : 382 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 3 1 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/382 5/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 771628 m, 154325 m/sec, 955980 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 3 1 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/382 10/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 1582932 m, 162260 m/sec, 1986231 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 3 1 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/382 14/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 2375114 m, 158436 m/sec, 2998297 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 3 1 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/382 19/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 3172687 m, 159514 m/sec, 4050500 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 3 1 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/382 23/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 3958860 m, 157234 m/sec, 5020047 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 3 1 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/382 27/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 4741983 m, 156624 m/sec, 6018386 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 3 1 0 4 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/382 31/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 5477280 m, 147059 m/sec, 6982372 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 22 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 3 0 0 4 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 16 (type EXCL) for 9 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04
lola: time limit : 425 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-04
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 SieveSingleMsgMbox-PT-d2m96-CTLFireability-03
lola: time limit : 486 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-03
lola: result : false
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 SieveSingleMsgMbox-PT-d2m96-CTLFireability-00
lola: time limit : 567 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 2 0 0 5 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/567 4/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-00 629948 m, 125989 m/sec, 1407882 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 2 0 0 5 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/567 8/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-00 1301188 m, 134248 m/sec, 2945449 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 2 0 0 5 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/567 12/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-00 1952137 m, 130189 m/sec, 4403677 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 2 0 0 5 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/567 15/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-00 2620669 m, 133706 m/sec, 5947663 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 2 0 0 5 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/567 19/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-00 3324531 m, 140772 m/sec, 7558141 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 2 0 0 5 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/567 23/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-00 4008424 m, 136778 m/sec, 9086519 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 2 0 0 5 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/567 27/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-00 4638349 m, 125985 m/sec, 10529738 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 2 0 0 5 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/567 30/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-00 5228804 m, 118091 m/sec, 11882765 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 1 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 2 0 0 5 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 66 (type EXCL) for 9 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04
lola: time limit : 671 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-04
lola: result : true
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 SieveSingleMsgMbox-PT-d2m96-CTLFireability-11
lola: time limit : 839 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/839 5/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-11 780073 m, 156014 m/sec, 965858 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/839 10/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-11 1614509 m, 166887 m/sec, 2026237 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/839 14/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-11 2431885 m, 163475 m/sec, 3071057 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/839 19/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-11 3248663 m, 163355 m/sec, 4142435 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 25/839 24/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-11 4094528 m, 169173 m/sec, 5186511 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 30/839 28/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-11 4897470 m, 160588 m/sec, 6209631 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 47 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 25 (type EXCL) for 24 SieveSingleMsgMbox-PT-d2m96-CTLFireability-05
lola: time limit : 1108 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 AGEF EXCL 5/1108 5/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-05 794266 m, 158853 m/sec, 982200 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 AGEF EXCL 10/1108 9/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-05 1592584 m, 159663 m/sec, 1997163 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 AGEF EXCL 15/1108 13/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-05 2348464 m, 151176 m/sec, 2959134 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 AGEF EXCL 20/1108 17/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-05 3082422 m, 146791 m/sec, 3942925 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 AGEF EXCL 25/1108 21/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-05 3875608 m, 158637 m/sec, 4918343 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 AGEF EXCL 30/1108 25/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-05 4646357 m, 154149 m/sec, 5899924 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 AGEF EXCL 35/1108 29/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-05 5430782 m, 156885 m/sec, 6915185 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 25 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 1 0 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 12 (type EXCL) for 9 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04
lola: time limit : 1642 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 1 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 5/1642 5/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 773274 m, 154654 m/sec, 957933 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 1 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 10/1642 10/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 1586775 m, 162700 m/sec, 1991773 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 1 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 15/1642 15/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 2480330 m, 178711 m/sec, 3134614 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 1 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 20/1642 20/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 3351956 m, 174325 m/sec, 4267092 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 1 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 25/1642 24/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 4148794 m, 159367 m/sec, 5266386 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 1 0 6 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 30/1642 29/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 4944648 m, 159170 m/sec, 6265598 t fired, .

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 12 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 50 (type EXCL) for 49 SieveSingleMsgMbox-PT-d2m96-CTLFireability-12
lola: time limit : 3249 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 5/3249 4/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-12 668007 m, 133601 m/sec, 1493458 t fired, .

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 10/3249 8/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-12 1313028 m, 129004 m/sec, 2972866 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 15/3249 12/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-12 1965725 m, 130539 m/sec, 4435092 t fired, .

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 20/3249 16/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-12 2650799 m, 137014 m/sec, 6018266 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 25/3249 20/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-12 3347899 m, 139420 m/sec, 7609644 t fired, .

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 30/3249 23/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-12 4037430 m, 137906 m/sec, 9150922 t fired, .

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 35/3249 27/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-12 4699642 m, 132442 m/sec, 10667891 t fired, .

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 40/3249 31/32 SieveSingleMsgMbox-PT-d2m96-CTLFireability-12 5307817 m, 121635 m/sec, 12060588 t fired, .

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 50 (type EXCL) for SieveSingleMsgMbox-PT-d2m96-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m96-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-07: DISJ true CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m96-CTLFireability-14: INITIAL false preprocessing
SieveSingleMsgMbox-PT-d2m96-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m96-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-04: DISJ 0 0 0 0 6 0 2 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-11: AFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m96-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2892 secs. Pages in use: 32

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed