Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976800466.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SieveSingleMsgMbox-PT-d2m18, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976800466
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 7.1K Feb 26 10:33 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 26 10:33 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 26 10:32 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K Feb 26 10:32 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 17:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.3K Feb 26 10:34 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 79K Feb 26 10:34 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.7K Feb 26 10:33 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 26 10:33 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 17:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:06 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 1.1M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-00
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-01
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-02
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-03
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-04
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-05
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-06
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-07
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-08
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-09
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-10
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-11
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-12
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-13
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-14
FORMULA_NAME SieveSingleMsgMbox-PT-d2m18-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679248230037

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SieveSingleMsgMbox-PT-d2m18
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 17:50:31] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 17:50:31] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 17:50:31] [INFO ] Load time of PNML (sax parser for PT used): 108 ms
[2023-03-19 17:50:31] [INFO ] Transformed 2398 places.
[2023-03-19 17:50:31] [INFO ] Transformed 1954 transitions.
[2023-03-19 17:50:31] [INFO ] Parsed PT model containing 2398 places and 1954 transitions and 7816 arcs in 175 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Deduced a syphon composed of 1984 places in 14 ms
Reduce places removed 1984 places and 0 transitions.
Support contains 60 out of 414 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 414/414 places, 1954/1954 transitions.
Reduce places removed 25 places and 0 transitions.
Ensure Unique test removed 828 transitions
Reduce isomorphic transitions removed 828 transitions.
Iterating post reduction 0 with 853 rules applied. Total rules applied 853 place count 389 transition count 1126
Discarding 76 places :
Symmetric choice reduction at 1 with 76 rule applications. Total rules 929 place count 313 transition count 973
Iterating global reduction 1 with 76 rules applied. Total rules applied 1005 place count 313 transition count 973
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 1018 place count 313 transition count 960
Discarding 48 places :
Symmetric choice reduction at 2 with 48 rule applications. Total rules 1066 place count 265 transition count 912
Iterating global reduction 2 with 48 rules applied. Total rules applied 1114 place count 265 transition count 912
Ensure Unique test removed 41 transitions
Reduce isomorphic transitions removed 41 transitions.
Iterating post reduction 2 with 41 rules applied. Total rules applied 1155 place count 265 transition count 871
Discarding 18 places :
Symmetric choice reduction at 3 with 18 rule applications. Total rules 1173 place count 247 transition count 852
Iterating global reduction 3 with 18 rules applied. Total rules applied 1191 place count 247 transition count 852
Ensure Unique test removed 105 transitions
Reduce isomorphic transitions removed 105 transitions.
Iterating post reduction 3 with 105 rules applied. Total rules applied 1296 place count 247 transition count 747
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 1300 place count 243 transition count 741
Iterating global reduction 4 with 4 rules applied. Total rules applied 1304 place count 243 transition count 741
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 1308 place count 239 transition count 737
Iterating global reduction 4 with 4 rules applied. Total rules applied 1312 place count 239 transition count 737
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 1314 place count 237 transition count 734
Iterating global reduction 4 with 2 rules applied. Total rules applied 1316 place count 237 transition count 734
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 1317 place count 236 transition count 733
Iterating global reduction 4 with 1 rules applied. Total rules applied 1318 place count 236 transition count 733
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 1319 place count 235 transition count 732
Iterating global reduction 4 with 1 rules applied. Total rules applied 1320 place count 235 transition count 732
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 1321 place count 234 transition count 731
Iterating global reduction 4 with 1 rules applied. Total rules applied 1322 place count 234 transition count 731
Applied a total of 1322 rules in 113 ms. Remains 234 /414 variables (removed 180) and now considering 731/1954 (removed 1223) transitions.
// Phase 1: matrix 731 rows 234 cols
[2023-03-19 17:50:31] [INFO ] Computed 5 place invariants in 27 ms
[2023-03-19 17:50:32] [INFO ] Implicit Places using invariants in 328 ms returned []
[2023-03-19 17:50:32] [INFO ] Invariant cache hit.
[2023-03-19 17:50:32] [INFO ] State equation strengthened by 554 read => feed constraints.
[2023-03-19 17:50:33] [INFO ] Implicit Places using invariants and state equation in 1112 ms returned []
Implicit Place search using SMT with State Equation took 1466 ms to find 0 implicit places.
[2023-03-19 17:50:33] [INFO ] Invariant cache hit.
[2023-03-19 17:50:33] [INFO ] Dead Transitions using invariants and state equation in 240 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 234/414 places, 731/1954 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1821 ms. Remains : 234/414 places, 731/1954 transitions.
Support contains 60 out of 234 places after structural reductions.
[2023-03-19 17:50:33] [INFO ] Flatten gal took : 72 ms
[2023-03-19 17:50:33] [INFO ] Flatten gal took : 37 ms
[2023-03-19 17:50:33] [INFO ] Input system was already deterministic with 731 transitions.
Incomplete random walk after 10000 steps, including 2269 resets, run finished after 498 ms. (steps per millisecond=20 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 50 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 43 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 38 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 43 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 43 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 103 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 104 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 55 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 45 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 35 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 59 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 45 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 37 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 36 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 48 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 54 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 97 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 49 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 43 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 40 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 59 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 50 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 47 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 53 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 50 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 55 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 42 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 39 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 48 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 59) seen :0
Interrupted probabilistic random walk after 176425 steps, run timeout after 3001 ms. (steps per millisecond=58 ) properties seen :{1=1, 2=1, 3=1, 9=1, 11=1, 14=1, 17=1, 18=1, 20=1, 24=1, 25=1, 32=1, 39=1, 40=1, 42=1, 44=1, 46=1, 47=1, 50=1, 51=1, 54=1, 57=1, 58=1}
Probabilistic random walk after 176425 steps, saw 86116 distinct states, run finished after 3004 ms. (steps per millisecond=58 ) properties seen :23
Running SMT prover for 36 properties.
[2023-03-19 17:50:38] [INFO ] Invariant cache hit.
[2023-03-19 17:50:38] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:50:38] [INFO ] [Real]Absence check using 2 positive and 3 generalized place invariants in 6 ms returned sat
[2023-03-19 17:50:38] [INFO ] After 363ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:36
[2023-03-19 17:50:38] [INFO ] [Nat]Absence check using 2 positive place invariants in 3 ms returned sat
[2023-03-19 17:50:38] [INFO ] [Nat]Absence check using 2 positive and 3 generalized place invariants in 14 ms returned sat
[2023-03-19 17:50:41] [INFO ] After 2158ms SMT Verify possible using state equation in natural domain returned unsat :6 sat :30
[2023-03-19 17:50:41] [INFO ] State equation strengthened by 554 read => feed constraints.
[2023-03-19 17:50:45] [INFO ] After 4104ms SMT Verify possible using 554 Read/Feed constraints in natural domain returned unsat :6 sat :30
[2023-03-19 17:50:45] [INFO ] Deduced a trap composed of 23 places in 99 ms of which 8 ms to minimize.
[2023-03-19 17:50:45] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 211 ms
[2023-03-19 17:50:52] [INFO ] After 11726ms SMT Verify possible using trap constraints in natural domain returned unsat :6 sat :30
Attempting to minimize the solution found.
Minimization took 6398 ms.
[2023-03-19 17:50:59] [INFO ] After 20648ms SMT Verify possible using all constraints in natural domain returned unsat :6 sat :30
Fused 36 Parikh solutions to 30 different solutions.
Parikh walk visited 0 properties in 1606 ms.
Support contains 31 out of 234 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 234/234 places, 731/731 transitions.
Graph (complete) has 1084 edges and 234 vertex of which 233 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.2 ms
Discarding 1 places :
Also discarding 0 output transitions
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 3 place count 233 transition count 729
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 23 place count 213 transition count 522
Iterating global reduction 1 with 20 rules applied. Total rules applied 43 place count 213 transition count 522
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 45 place count 213 transition count 520
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 63 place count 195 transition count 501
Iterating global reduction 2 with 18 rules applied. Total rules applied 81 place count 195 transition count 501
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 87 place count 195 transition count 495
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 89 place count 193 transition count 492
Iterating global reduction 3 with 2 rules applied. Total rules applied 91 place count 193 transition count 492
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 92 place count 193 transition count 491
Applied a total of 92 rules in 86 ms. Remains 193 /234 variables (removed 41) and now considering 491/731 (removed 240) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 87 ms. Remains : 193/234 places, 491/731 transitions.
Incomplete random walk after 10000 steps, including 2265 resets, run finished after 206 ms. (steps per millisecond=48 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 59 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 45 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 102 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 96 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 41 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 56 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 62 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 45 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 45 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 115 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 44 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 33 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 48 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 48 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 37 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 50 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 43 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 30) seen :0
Interrupted probabilistic random walk after 250793 steps, run timeout after 3001 ms. (steps per millisecond=83 ) properties seen :{0=1, 9=1, 15=1, 20=1, 24=1, 25=1}
Probabilistic random walk after 250793 steps, saw 117615 distinct states, run finished after 3001 ms. (steps per millisecond=83 ) properties seen :6
Running SMT prover for 24 properties.
// Phase 1: matrix 491 rows 193 cols
[2023-03-19 17:51:04] [INFO ] Computed 4 place invariants in 3 ms
[2023-03-19 17:51:04] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:51:04] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 6 ms returned sat
[2023-03-19 17:51:05] [INFO ] After 711ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:24
[2023-03-19 17:51:05] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:51:05] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 2 ms returned sat
[2023-03-19 17:51:06] [INFO ] After 1221ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :24
[2023-03-19 17:51:06] [INFO ] State equation strengthened by 346 read => feed constraints.
[2023-03-19 17:51:09] [INFO ] After 2670ms SMT Verify possible using 346 Read/Feed constraints in natural domain returned unsat :0 sat :24
[2023-03-19 17:51:09] [INFO ] Deduced a trap composed of 22 places in 81 ms of which 1 ms to minimize.
[2023-03-19 17:51:09] [INFO ] Deduced a trap composed of 63 places in 49 ms of which 0 ms to minimize.
[2023-03-19 17:51:09] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 199 ms
[2023-03-19 17:51:13] [INFO ] After 7220ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :24
Attempting to minimize the solution found.
Minimization took 2818 ms.
[2023-03-19 17:51:16] [INFO ] After 11487ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :24
Parikh walk visited 0 properties in 1536 ms.
Support contains 27 out of 193 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 193/193 places, 491/491 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 189 transition count 435
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 189 transition count 435
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 12 place count 185 transition count 431
Iterating global reduction 0 with 4 rules applied. Total rules applied 16 place count 185 transition count 431
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 17 place count 185 transition count 430
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 20 place count 182 transition count 424
Iterating global reduction 1 with 3 rules applied. Total rules applied 23 place count 182 transition count 424
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 26 place count 182 transition count 421
Applied a total of 26 rules in 48 ms. Remains 182 /193 variables (removed 11) and now considering 421/491 (removed 70) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 48 ms. Remains : 182/193 places, 421/491 transitions.
Incomplete random walk after 10000 steps, including 2259 resets, run finished after 269 ms. (steps per millisecond=37 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 44 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 58 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 52 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 99 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 97 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 54 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 39 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 51 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 88 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 47 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 60 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 57 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 51 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 48 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 51 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 46 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 45 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 52 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 24) seen :0
Interrupted probabilistic random walk after 213043 steps, run timeout after 3001 ms. (steps per millisecond=70 ) properties seen :{16=1}
Probabilistic random walk after 213043 steps, saw 98657 distinct states, run finished after 3001 ms. (steps per millisecond=70 ) properties seen :1
Running SMT prover for 23 properties.
// Phase 1: matrix 421 rows 182 cols
[2023-03-19 17:51:21] [INFO ] Computed 4 place invariants in 6 ms
[2023-03-19 17:51:22] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:51:22] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 2 ms returned sat
[2023-03-19 17:51:22] [INFO ] After 526ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:23
[2023-03-19 17:51:22] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:51:22] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:51:23] [INFO ] After 927ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :23
[2023-03-19 17:51:23] [INFO ] State equation strengthened by 287 read => feed constraints.
[2023-03-19 17:51:25] [INFO ] After 2437ms SMT Verify possible using 287 Read/Feed constraints in natural domain returned unsat :0 sat :23
[2023-03-19 17:51:26] [INFO ] Deduced a trap composed of 22 places in 65 ms of which 1 ms to minimize.
[2023-03-19 17:51:26] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 141 ms
[2023-03-19 17:51:28] [INFO ] After 5288ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :23
Attempting to minimize the solution found.
Minimization took 2517 ms.
[2023-03-19 17:51:31] [INFO ] After 8898ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :23
Parikh walk visited 0 properties in 471 ms.
Support contains 26 out of 182 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 182/182 places, 421/421 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 181 transition count 420
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 181 transition count 420
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 3 place count 180 transition count 419
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 180 transition count 419
Applied a total of 4 rules in 35 ms. Remains 180 /182 variables (removed 2) and now considering 419/421 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 35 ms. Remains : 180/182 places, 419/421 transitions.
Incomplete random walk after 10000 steps, including 2276 resets, run finished after 148 ms. (steps per millisecond=67 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 50 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 54 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 43 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 45 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 105 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 118 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 52 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 55 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 43 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 99 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 45 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 57 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 44 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 38 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 39 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 43 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 23) seen :0
Interrupted probabilistic random walk after 346333 steps, run timeout after 3001 ms. (steps per millisecond=115 ) properties seen :{9=1}
Probabilistic random walk after 346333 steps, saw 159250 distinct states, run finished after 3001 ms. (steps per millisecond=115 ) properties seen :1
Running SMT prover for 22 properties.
// Phase 1: matrix 419 rows 180 cols
[2023-03-19 17:51:35] [INFO ] Computed 4 place invariants in 3 ms
[2023-03-19 17:51:35] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:51:35] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 2 ms returned sat
[2023-03-19 17:51:36] [INFO ] After 908ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:22
[2023-03-19 17:51:36] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:51:36] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 2 ms returned sat
[2023-03-19 17:51:37] [INFO ] After 953ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :22
[2023-03-19 17:51:37] [INFO ] State equation strengthened by 286 read => feed constraints.
[2023-03-19 17:51:39] [INFO ] After 2713ms SMT Verify possible using 286 Read/Feed constraints in natural domain returned unsat :0 sat :22
[2023-03-19 17:51:40] [INFO ] Deduced a trap composed of 63 places in 59 ms of which 1 ms to minimize.
[2023-03-19 17:51:40] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 119 ms
[2023-03-19 17:51:41] [INFO ] Deduced a trap composed of 22 places in 65 ms of which 0 ms to minimize.
[2023-03-19 17:51:41] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 186 ms
[2023-03-19 17:51:43] [INFO ] After 6258ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :22
Attempting to minimize the solution found.
Minimization took 2411 ms.
[2023-03-19 17:51:45] [INFO ] After 9806ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :22
Parikh walk visited 0 properties in 781 ms.
Support contains 24 out of 180 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 180/180 places, 419/419 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 178 transition count 404
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 178 transition count 404
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 6 place count 176 transition count 402
Iterating global reduction 0 with 2 rules applied. Total rules applied 8 place count 176 transition count 402
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 10 place count 174 transition count 399
Iterating global reduction 0 with 2 rules applied. Total rules applied 12 place count 174 transition count 399
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 0 with 16 rules applied. Total rules applied 28 place count 174 transition count 383
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 29 place count 173 transition count 382
Iterating global reduction 1 with 1 rules applied. Total rules applied 30 place count 173 transition count 382
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 31 place count 172 transition count 381
Iterating global reduction 1 with 1 rules applied. Total rules applied 32 place count 172 transition count 381
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 33 place count 171 transition count 380
Iterating global reduction 1 with 1 rules applied. Total rules applied 34 place count 171 transition count 380
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 1 with 15 rules applied. Total rules applied 49 place count 171 transition count 365
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 50 place count 170 transition count 364
Iterating global reduction 2 with 1 rules applied. Total rules applied 51 place count 170 transition count 364
Applied a total of 51 rules in 54 ms. Remains 170 /180 variables (removed 10) and now considering 364/419 (removed 55) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 54 ms. Remains : 170/180 places, 364/419 transitions.
Incomplete random walk after 10000 steps, including 2285 resets, run finished after 276 ms. (steps per millisecond=36 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 50 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 52 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 44 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 43 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 46 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 89 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 86 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 48 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 110 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 59 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 53 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 54 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 33 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 44 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 35 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 44 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Interrupted probabilistic random walk after 224786 steps, run timeout after 3001 ms. (steps per millisecond=74 ) properties seen :{}
Probabilistic random walk after 224786 steps, saw 101983 distinct states, run finished after 3010 ms. (steps per millisecond=74 ) properties seen :0
Running SMT prover for 22 properties.
// Phase 1: matrix 364 rows 170 cols
[2023-03-19 17:51:50] [INFO ] Computed 4 place invariants in 2 ms
[2023-03-19 17:51:50] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:51:50] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 2 ms returned sat
[2023-03-19 17:51:51] [INFO ] After 1052ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:22
[2023-03-19 17:51:51] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:51:51] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 3 ms returned sat
[2023-03-19 17:51:52] [INFO ] After 653ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :22
[2023-03-19 17:51:52] [INFO ] State equation strengthened by 238 read => feed constraints.
[2023-03-19 17:51:53] [INFO ] After 1405ms SMT Verify possible using 238 Read/Feed constraints in natural domain returned unsat :0 sat :22
[2023-03-19 17:51:53] [INFO ] Deduced a trap composed of 22 places in 76 ms of which 1 ms to minimize.
[2023-03-19 17:51:53] [INFO ] Deduced a trap composed of 63 places in 54 ms of which 0 ms to minimize.
[2023-03-19 17:51:53] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 197 ms
[2023-03-19 17:51:56] [INFO ] After 3891ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :22
Attempting to minimize the solution found.
Minimization took 1883 ms.
[2023-03-19 17:51:57] [INFO ] After 6612ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :22
Parikh walk visited 0 properties in 672 ms.
Support contains 24 out of 170 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 170/170 places, 364/364 transitions.
Applied a total of 0 rules in 16 ms. Remains 170 /170 variables (removed 0) and now considering 364/364 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 16 ms. Remains : 170/170 places, 364/364 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 170/170 places, 364/364 transitions.
Applied a total of 0 rules in 13 ms. Remains 170 /170 variables (removed 0) and now considering 364/364 (removed 0) transitions.
[2023-03-19 17:51:58] [INFO ] Invariant cache hit.
[2023-03-19 17:51:58] [INFO ] Implicit Places using invariants in 78 ms returned []
[2023-03-19 17:51:58] [INFO ] Invariant cache hit.
[2023-03-19 17:51:58] [INFO ] State equation strengthened by 238 read => feed constraints.
[2023-03-19 17:51:59] [INFO ] Implicit Places using invariants and state equation in 558 ms returned []
Implicit Place search using SMT with State Equation took 638 ms to find 0 implicit places.
[2023-03-19 17:51:59] [INFO ] Redundant transitions in 22 ms returned []
[2023-03-19 17:51:59] [INFO ] Invariant cache hit.
[2023-03-19 17:51:59] [INFO ] Dead Transitions using invariants and state equation in 122 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 800 ms. Remains : 170/170 places, 364/364 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 170 transition count 357
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 13 place count 164 transition count 357
Performed 18 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 18 Pre rules applied. Total rules applied 13 place count 164 transition count 339
Deduced a syphon composed of 18 places in 1 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 2 with 36 rules applied. Total rules applied 49 place count 146 transition count 339
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Deduced a syphon composed of 11 places in 1 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 22 rules applied. Total rules applied 71 place count 135 transition count 328
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -10
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 75 place count 133 transition count 338
Applied a total of 75 rules in 25 ms. Remains 133 /170 variables (removed 37) and now considering 338/364 (removed 26) transitions.
Running SMT prover for 22 properties.
// Phase 1: matrix 338 rows 133 cols
[2023-03-19 17:51:59] [INFO ] Computed 4 place invariants in 5 ms
[2023-03-19 17:51:59] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:51:59] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:52:00] [INFO ] After 1112ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:22
[2023-03-19 17:52:00] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:52:00] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:52:01] [INFO ] After 827ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :22
[2023-03-19 17:52:01] [INFO ] Deduced a trap composed of 13 places in 30 ms of which 0 ms to minimize.
[2023-03-19 17:52:01] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 48 ms
[2023-03-19 17:52:01] [INFO ] Deduced a trap composed of 45 places in 36 ms of which 0 ms to minimize.
[2023-03-19 17:52:01] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 60 ms
[2023-03-19 17:52:02] [INFO ] Deduced a trap composed of 49 places in 56 ms of which 0 ms to minimize.
[2023-03-19 17:52:02] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 109 ms
[2023-03-19 17:52:02] [INFO ] After 2142ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :22
Attempting to minimize the solution found.
Minimization took 846 ms.
[2023-03-19 17:52:03] [INFO ] After 3140ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :22
Successfully simplified 6 atomic propositions for a total of 16 simplifications.
FORMULA SieveSingleMsgMbox-PT-d2m18-CTLFireability-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 17:52:03] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-19 17:52:03] [INFO ] Flatten gal took : 66 ms
FORMULA SieveSingleMsgMbox-PT-d2m18-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 17:52:03] [INFO ] Flatten gal took : 43 ms
[2023-03-19 17:52:03] [INFO ] Input system was already deterministic with 731 transitions.
Support contains 52 out of 234 places (down from 53) after GAL structural reductions.
FORMULA SieveSingleMsgMbox-PT-d2m18-CTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 44 stabilizing places and 90 stable transitions
Graph (complete) has 1170 edges and 234 vertex of which 233 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.15 ms
Starting structural reductions in LTL mode, iteration 0 : 234/234 places, 731/731 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 192 transition count 318
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 192 transition count 318
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 86 place count 192 transition count 316
Discarding 40 places :
Symmetric choice reduction at 1 with 40 rule applications. Total rules 126 place count 152 transition count 275
Iterating global reduction 1 with 40 rules applied. Total rules applied 166 place count 152 transition count 275
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 179 place count 152 transition count 262
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 192 place count 139 transition count 241
Iterating global reduction 2 with 13 rules applied. Total rules applied 205 place count 139 transition count 241
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 2 with 13 rules applied. Total rules applied 218 place count 139 transition count 228
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 221 place count 136 transition count 225
Iterating global reduction 3 with 3 rules applied. Total rules applied 224 place count 136 transition count 225
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 227 place count 133 transition count 222
Iterating global reduction 3 with 3 rules applied. Total rules applied 230 place count 133 transition count 222
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 231 place count 132 transition count 221
Iterating global reduction 3 with 1 rules applied. Total rules applied 232 place count 132 transition count 221
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 233 place count 131 transition count 220
Iterating global reduction 3 with 1 rules applied. Total rules applied 234 place count 131 transition count 220
Applied a total of 234 rules in 34 ms. Remains 131 /234 variables (removed 103) and now considering 220/731 (removed 511) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 34 ms. Remains : 131/234 places, 220/731 transitions.
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 15 ms
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 13 ms
[2023-03-19 17:52:04] [INFO ] Input system was already deterministic with 220 transitions.
Starting structural reductions in LTL mode, iteration 0 : 234/234 places, 731/731 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 189 transition count 287
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 189 transition count 287
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 92 place count 189 transition count 285
Discarding 43 places :
Symmetric choice reduction at 1 with 43 rule applications. Total rules 135 place count 146 transition count 241
Iterating global reduction 1 with 43 rules applied. Total rules applied 178 place count 146 transition count 241
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 191 place count 146 transition count 228
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 207 place count 130 transition count 202
Iterating global reduction 2 with 16 rules applied. Total rules applied 223 place count 130 transition count 202
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 2 with 14 rules applied. Total rules applied 237 place count 130 transition count 188
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 241 place count 126 transition count 184
Iterating global reduction 3 with 4 rules applied. Total rules applied 245 place count 126 transition count 184
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 249 place count 122 transition count 180
Iterating global reduction 3 with 4 rules applied. Total rules applied 253 place count 122 transition count 180
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 255 place count 120 transition count 178
Iterating global reduction 3 with 2 rules applied. Total rules applied 257 place count 120 transition count 178
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 259 place count 118 transition count 176
Iterating global reduction 3 with 2 rules applied. Total rules applied 261 place count 118 transition count 176
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 262 place count 117 transition count 173
Iterating global reduction 3 with 1 rules applied. Total rules applied 263 place count 117 transition count 173
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 264 place count 116 transition count 172
Iterating global reduction 3 with 1 rules applied. Total rules applied 265 place count 116 transition count 172
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 266 place count 115 transition count 171
Iterating global reduction 3 with 1 rules applied. Total rules applied 267 place count 115 transition count 171
Applied a total of 267 rules in 24 ms. Remains 115 /234 variables (removed 119) and now considering 171/731 (removed 560) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 115/234 places, 171/731 transitions.
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:52:04] [INFO ] Input system was already deterministic with 171 transitions.
Starting structural reductions in LTL mode, iteration 0 : 234/234 places, 731/731 transitions.
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 43 place count 191 transition count 265
Iterating global reduction 0 with 43 rules applied. Total rules applied 86 place count 191 transition count 265
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 87 place count 191 transition count 264
Discarding 41 places :
Symmetric choice reduction at 1 with 41 rule applications. Total rules 128 place count 150 transition count 222
Iterating global reduction 1 with 41 rules applied. Total rules applied 169 place count 150 transition count 222
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 182 place count 150 transition count 209
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 197 place count 135 transition count 184
Iterating global reduction 2 with 15 rules applied. Total rules applied 212 place count 135 transition count 184
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 2 with 13 rules applied. Total rules applied 225 place count 135 transition count 171
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 227 place count 133 transition count 169
Iterating global reduction 3 with 2 rules applied. Total rules applied 229 place count 133 transition count 169
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 231 place count 131 transition count 167
Iterating global reduction 3 with 2 rules applied. Total rules applied 233 place count 131 transition count 167
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 234 place count 130 transition count 166
Iterating global reduction 3 with 1 rules applied. Total rules applied 235 place count 130 transition count 166
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 237 place count 130 transition count 164
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 238 place count 129 transition count 163
Iterating global reduction 4 with 1 rules applied. Total rules applied 239 place count 129 transition count 163
Applied a total of 239 rules in 19 ms. Remains 129 /234 variables (removed 105) and now considering 163/731 (removed 568) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 129/234 places, 163/731 transitions.
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:52:04] [INFO ] Input system was already deterministic with 163 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 234/234 places, 731/731 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 189 transition count 287
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 189 transition count 287
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 92 place count 189 transition count 285
Discarding 43 places :
Symmetric choice reduction at 1 with 43 rule applications. Total rules 135 place count 146 transition count 241
Iterating global reduction 1 with 43 rules applied. Total rules applied 178 place count 146 transition count 241
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 1 with 14 rules applied. Total rules applied 192 place count 146 transition count 227
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 208 place count 130 transition count 201
Iterating global reduction 2 with 16 rules applied. Total rules applied 224 place count 130 transition count 201
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 2 with 14 rules applied. Total rules applied 238 place count 130 transition count 187
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 241 place count 127 transition count 184
Iterating global reduction 3 with 3 rules applied. Total rules applied 244 place count 127 transition count 184
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 247 place count 124 transition count 181
Iterating global reduction 3 with 3 rules applied. Total rules applied 250 place count 124 transition count 181
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 252 place count 122 transition count 179
Iterating global reduction 3 with 2 rules applied. Total rules applied 254 place count 122 transition count 179
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 256 place count 120 transition count 177
Iterating global reduction 3 with 2 rules applied. Total rules applied 258 place count 120 transition count 177
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 259 place count 119 transition count 174
Iterating global reduction 3 with 1 rules applied. Total rules applied 260 place count 119 transition count 174
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 261 place count 118 transition count 173
Iterating global reduction 3 with 1 rules applied. Total rules applied 262 place count 118 transition count 173
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 263 place count 117 transition count 172
Iterating global reduction 3 with 1 rules applied. Total rules applied 264 place count 117 transition count 172
Applied a total of 264 rules in 59 ms. Remains 117 /234 variables (removed 117) and now considering 172/731 (removed 559) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 60 ms. Remains : 117/234 places, 172/731 transitions.
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:52:04] [INFO ] Input system was already deterministic with 172 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 234/234 places, 731/731 transitions.
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 46 place count 188 transition count 273
Iterating global reduction 0 with 46 rules applied. Total rules applied 92 place count 188 transition count 273
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 94 place count 188 transition count 271
Discarding 44 places :
Symmetric choice reduction at 1 with 44 rule applications. Total rules 138 place count 144 transition count 226
Iterating global reduction 1 with 44 rules applied. Total rules applied 182 place count 144 transition count 226
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 1 with 14 rules applied. Total rules applied 196 place count 144 transition count 212
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 213 place count 127 transition count 184
Iterating global reduction 2 with 17 rules applied. Total rules applied 230 place count 127 transition count 184
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 2 with 14 rules applied. Total rules applied 244 place count 127 transition count 170
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 248 place count 123 transition count 166
Iterating global reduction 3 with 4 rules applied. Total rules applied 252 place count 123 transition count 166
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 256 place count 119 transition count 162
Iterating global reduction 3 with 4 rules applied. Total rules applied 260 place count 119 transition count 162
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 263 place count 116 transition count 159
Iterating global reduction 3 with 3 rules applied. Total rules applied 266 place count 116 transition count 159
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 269 place count 116 transition count 156
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 272 place count 113 transition count 153
Iterating global reduction 4 with 3 rules applied. Total rules applied 275 place count 113 transition count 153
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 276 place count 112 transition count 150
Iterating global reduction 4 with 1 rules applied. Total rules applied 277 place count 112 transition count 150
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 278 place count 111 transition count 149
Iterating global reduction 4 with 1 rules applied. Total rules applied 279 place count 111 transition count 149
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 280 place count 110 transition count 148
Iterating global reduction 4 with 1 rules applied. Total rules applied 281 place count 110 transition count 148
Applied a total of 281 rules in 38 ms. Remains 110 /234 variables (removed 124) and now considering 148/731 (removed 583) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 38 ms. Remains : 110/234 places, 148/731 transitions.
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:52:04] [INFO ] Input system was already deterministic with 148 transitions.
Starting structural reductions in LTL mode, iteration 0 : 234/234 places, 731/731 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 193 transition count 293
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 193 transition count 293
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 83 place count 193 transition count 292
Discarding 40 places :
Symmetric choice reduction at 1 with 40 rule applications. Total rules 123 place count 153 transition count 251
Iterating global reduction 1 with 40 rules applied. Total rules applied 163 place count 153 transition count 251
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 176 place count 153 transition count 238
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 189 place count 140 transition count 216
Iterating global reduction 2 with 13 rules applied. Total rules applied 202 place count 140 transition count 216
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 210 place count 140 transition count 208
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 212 place count 138 transition count 206
Iterating global reduction 3 with 2 rules applied. Total rules applied 214 place count 138 transition count 206
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 216 place count 136 transition count 204
Iterating global reduction 3 with 2 rules applied. Total rules applied 218 place count 136 transition count 204
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 219 place count 135 transition count 203
Iterating global reduction 3 with 1 rules applied. Total rules applied 220 place count 135 transition count 203
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 221 place count 134 transition count 202
Iterating global reduction 3 with 1 rules applied. Total rules applied 222 place count 134 transition count 202
Applied a total of 222 rules in 15 ms. Remains 134 /234 variables (removed 100) and now considering 202/731 (removed 529) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 134/234 places, 202/731 transitions.
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:52:04] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 234/234 places, 731/731 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 189 transition count 287
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 189 transition count 287
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 92 place count 189 transition count 285
Discarding 43 places :
Symmetric choice reduction at 1 with 43 rule applications. Total rules 135 place count 146 transition count 241
Iterating global reduction 1 with 43 rules applied. Total rules applied 178 place count 146 transition count 241
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 194 place count 146 transition count 225
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 210 place count 130 transition count 199
Iterating global reduction 2 with 16 rules applied. Total rules applied 226 place count 130 transition count 199
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 2 with 14 rules applied. Total rules applied 240 place count 130 transition count 185
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 244 place count 126 transition count 181
Iterating global reduction 3 with 4 rules applied. Total rules applied 248 place count 126 transition count 181
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 252 place count 122 transition count 177
Iterating global reduction 3 with 4 rules applied. Total rules applied 256 place count 122 transition count 177
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 258 place count 120 transition count 175
Iterating global reduction 3 with 2 rules applied. Total rules applied 260 place count 120 transition count 175
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 262 place count 118 transition count 173
Iterating global reduction 3 with 2 rules applied. Total rules applied 264 place count 118 transition count 173
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 265 place count 117 transition count 170
Iterating global reduction 3 with 1 rules applied. Total rules applied 266 place count 117 transition count 170
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 267 place count 116 transition count 169
Iterating global reduction 3 with 1 rules applied. Total rules applied 268 place count 116 transition count 169
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 269 place count 115 transition count 168
Iterating global reduction 3 with 1 rules applied. Total rules applied 270 place count 115 transition count 168
Applied a total of 270 rules in 18 ms. Remains 115 /234 variables (removed 119) and now considering 168/731 (removed 563) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 115/234 places, 168/731 transitions.
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:52:04] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 234/234 places, 731/731 transitions.
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 43 place count 191 transition count 302
Iterating global reduction 0 with 43 rules applied. Total rules applied 86 place count 191 transition count 302
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 88 place count 191 transition count 300
Discarding 41 places :
Symmetric choice reduction at 1 with 41 rule applications. Total rules 129 place count 150 transition count 258
Iterating global reduction 1 with 41 rules applied. Total rules applied 170 place count 150 transition count 258
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 183 place count 150 transition count 245
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 198 place count 135 transition count 221
Iterating global reduction 2 with 15 rules applied. Total rules applied 213 place count 135 transition count 221
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 2 with 14 rules applied. Total rules applied 227 place count 135 transition count 207
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 230 place count 132 transition count 204
Iterating global reduction 3 with 3 rules applied. Total rules applied 233 place count 132 transition count 204
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 236 place count 129 transition count 201
Iterating global reduction 3 with 3 rules applied. Total rules applied 239 place count 129 transition count 201
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 241 place count 127 transition count 199
Iterating global reduction 3 with 2 rules applied. Total rules applied 243 place count 127 transition count 199
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 245 place count 125 transition count 197
Iterating global reduction 3 with 2 rules applied. Total rules applied 247 place count 125 transition count 197
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 248 place count 124 transition count 194
Iterating global reduction 3 with 1 rules applied. Total rules applied 249 place count 124 transition count 194
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 250 place count 123 transition count 193
Iterating global reduction 3 with 1 rules applied. Total rules applied 251 place count 123 transition count 193
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 252 place count 122 transition count 192
Iterating global reduction 3 with 1 rules applied. Total rules applied 253 place count 122 transition count 192
Applied a total of 253 rules in 21 ms. Remains 122 /234 variables (removed 112) and now considering 192/731 (removed 539) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 122/234 places, 192/731 transitions.
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:52:04] [INFO ] Input system was already deterministic with 192 transitions.
Starting structural reductions in LTL mode, iteration 0 : 234/234 places, 731/731 transitions.
Discarding 38 places :
Symmetric choice reduction at 0 with 38 rule applications. Total rules 38 place count 196 transition count 373
Iterating global reduction 0 with 38 rules applied. Total rules applied 76 place count 196 transition count 373
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 78 place count 196 transition count 371
Discarding 36 places :
Symmetric choice reduction at 1 with 36 rule applications. Total rules 114 place count 160 transition count 334
Iterating global reduction 1 with 36 rules applied. Total rules applied 150 place count 160 transition count 334
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 1 with 10 rules applied. Total rules applied 160 place count 160 transition count 324
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 171 place count 149 transition count 307
Iterating global reduction 2 with 11 rules applied. Total rules applied 182 place count 149 transition count 307
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 2 with 16 rules applied. Total rules applied 198 place count 149 transition count 291
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 201 place count 146 transition count 288
Iterating global reduction 3 with 3 rules applied. Total rules applied 204 place count 146 transition count 288
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 207 place count 143 transition count 285
Iterating global reduction 3 with 3 rules applied. Total rules applied 210 place count 143 transition count 285
Applied a total of 210 rules in 12 ms. Remains 143 /234 variables (removed 91) and now considering 285/731 (removed 446) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 143/234 places, 285/731 transitions.
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:52:04] [INFO ] Input system was already deterministic with 285 transitions.
Starting structural reductions in LTL mode, iteration 0 : 234/234 places, 731/731 transitions.
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 43 place count 191 transition count 291
Iterating global reduction 0 with 43 rules applied. Total rules applied 86 place count 191 transition count 291
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 88 place count 191 transition count 289
Discarding 41 places :
Symmetric choice reduction at 1 with 41 rule applications. Total rules 129 place count 150 transition count 247
Iterating global reduction 1 with 41 rules applied. Total rules applied 170 place count 150 transition count 247
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 183 place count 150 transition count 234
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 197 place count 136 transition count 210
Iterating global reduction 2 with 14 rules applied. Total rules applied 211 place count 136 transition count 210
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 2 with 12 rules applied. Total rules applied 223 place count 136 transition count 198
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 227 place count 132 transition count 194
Iterating global reduction 3 with 4 rules applied. Total rules applied 231 place count 132 transition count 194
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 235 place count 128 transition count 190
Iterating global reduction 3 with 4 rules applied. Total rules applied 239 place count 128 transition count 190
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 241 place count 126 transition count 188
Iterating global reduction 3 with 2 rules applied. Total rules applied 243 place count 126 transition count 188
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 247 place count 126 transition count 184
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 249 place count 124 transition count 182
Iterating global reduction 4 with 2 rules applied. Total rules applied 251 place count 124 transition count 182
Applied a total of 251 rules in 15 ms. Remains 124 /234 variables (removed 110) and now considering 182/731 (removed 549) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 124/234 places, 182/731 transitions.
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:52:04] [INFO ] Input system was already deterministic with 182 transitions.
Starting structural reductions in LTL mode, iteration 0 : 234/234 places, 731/731 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 194 transition count 345
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 194 transition count 345
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 82 place count 194 transition count 343
Discarding 37 places :
Symmetric choice reduction at 1 with 37 rule applications. Total rules 119 place count 157 transition count 305
Iterating global reduction 1 with 37 rules applied. Total rules applied 156 place count 157 transition count 305
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 165 place count 157 transition count 296
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 176 place count 146 transition count 279
Iterating global reduction 2 with 11 rules applied. Total rules applied 187 place count 146 transition count 279
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 2 with 13 rules applied. Total rules applied 200 place count 146 transition count 266
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 202 place count 144 transition count 264
Iterating global reduction 3 with 2 rules applied. Total rules applied 204 place count 144 transition count 264
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 206 place count 142 transition count 262
Iterating global reduction 3 with 2 rules applied. Total rules applied 208 place count 142 transition count 262
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 210 place count 140 transition count 260
Iterating global reduction 3 with 2 rules applied. Total rules applied 212 place count 140 transition count 260
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 214 place count 138 transition count 258
Iterating global reduction 3 with 2 rules applied. Total rules applied 216 place count 138 transition count 258
Applied a total of 216 rules in 13 ms. Remains 138 /234 variables (removed 96) and now considering 258/731 (removed 473) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 138/234 places, 258/731 transitions.
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:52:04] [INFO ] Input system was already deterministic with 258 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 234/234 places, 731/731 transitions.
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 48 place count 186 transition count 245
Iterating global reduction 0 with 48 rules applied. Total rules applied 96 place count 186 transition count 245
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 98 place count 186 transition count 243
Discarding 46 places :
Symmetric choice reduction at 1 with 46 rule applications. Total rules 144 place count 140 transition count 196
Iterating global reduction 1 with 46 rules applied. Total rules applied 190 place count 140 transition count 196
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 206 place count 140 transition count 180
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 224 place count 122 transition count 150
Iterating global reduction 2 with 18 rules applied. Total rules applied 242 place count 122 transition count 150
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 2 with 13 rules applied. Total rules applied 255 place count 122 transition count 137
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 260 place count 117 transition count 132
Iterating global reduction 3 with 5 rules applied. Total rules applied 265 place count 117 transition count 132
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 270 place count 112 transition count 127
Iterating global reduction 3 with 5 rules applied. Total rules applied 275 place count 112 transition count 127
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 278 place count 109 transition count 124
Iterating global reduction 3 with 3 rules applied. Total rules applied 281 place count 109 transition count 124
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 282 place count 109 transition count 123
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 285 place count 106 transition count 120
Iterating global reduction 4 with 3 rules applied. Total rules applied 288 place count 106 transition count 120
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 289 place count 105 transition count 117
Iterating global reduction 4 with 1 rules applied. Total rules applied 290 place count 105 transition count 117
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 291 place count 104 transition count 116
Iterating global reduction 4 with 1 rules applied. Total rules applied 292 place count 104 transition count 116
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 293 place count 103 transition count 115
Iterating global reduction 4 with 1 rules applied. Total rules applied 294 place count 103 transition count 115
Applied a total of 294 rules in 21 ms. Remains 103 /234 variables (removed 131) and now considering 115/731 (removed 616) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 22 ms. Remains : 103/234 places, 115/731 transitions.
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:52:04] [INFO ] Input system was already deterministic with 115 transitions.
Incomplete random walk after 10000 steps, including 2250 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 473 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 1) seen :0
Finished probabilistic random walk after 2771 steps, run visited all 1 properties in 6 ms. (steps per millisecond=461 )
Probabilistic random walk after 2771 steps, saw 1326 distinct states, run finished after 7 ms. (steps per millisecond=395 ) properties seen :1
FORMULA SieveSingleMsgMbox-PT-d2m18-CTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 234/234 places, 731/731 transitions.
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 46 place count 188 transition count 260
Iterating global reduction 0 with 46 rules applied. Total rules applied 92 place count 188 transition count 260
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 94 place count 188 transition count 258
Discarding 44 places :
Symmetric choice reduction at 1 with 44 rule applications. Total rules 138 place count 144 transition count 213
Iterating global reduction 1 with 44 rules applied. Total rules applied 182 place count 144 transition count 213
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 1 with 15 rules applied. Total rules applied 197 place count 144 transition count 198
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 215 place count 126 transition count 168
Iterating global reduction 2 with 18 rules applied. Total rules applied 233 place count 126 transition count 168
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 2 with 14 rules applied. Total rules applied 247 place count 126 transition count 154
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 252 place count 121 transition count 149
Iterating global reduction 3 with 5 rules applied. Total rules applied 257 place count 121 transition count 149
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 261 place count 117 transition count 145
Iterating global reduction 3 with 4 rules applied. Total rules applied 265 place count 117 transition count 145
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 267 place count 115 transition count 143
Iterating global reduction 3 with 2 rules applied. Total rules applied 269 place count 115 transition count 143
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 271 place count 113 transition count 141
Iterating global reduction 3 with 2 rules applied. Total rules applied 273 place count 113 transition count 141
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 274 place count 112 transition count 138
Iterating global reduction 3 with 1 rules applied. Total rules applied 275 place count 112 transition count 138
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 276 place count 111 transition count 137
Iterating global reduction 3 with 1 rules applied. Total rules applied 277 place count 111 transition count 137
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 278 place count 110 transition count 136
Iterating global reduction 3 with 1 rules applied. Total rules applied 279 place count 110 transition count 136
Applied a total of 279 rules in 21 ms. Remains 110 /234 variables (removed 124) and now considering 136/731 (removed 595) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 21 ms. Remains : 110/234 places, 136/731 transitions.
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:52:04] [INFO ] Input system was already deterministic with 136 transitions.
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 17 ms
[2023-03-19 17:52:04] [INFO ] Flatten gal took : 17 ms
[2023-03-19 17:52:04] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-19 17:52:04] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 234 places, 731 transitions and 2888 arcs took 3 ms.
Total runtime 93312 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SieveSingleMsgMbox-PT-d2m18
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/379
CTLFireability

FORMULA SieveSingleMsgMbox-PT-d2m18-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d2m18-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d2m18-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679248720642

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/379/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/379/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/379/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 13 (type EXCL) for 10 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 49 (type FNDP) for 17 SieveSingleMsgMbox-PT-d2m18-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type EQUN) for 17 SieveSingleMsgMbox-PT-d2m18-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type SRCH) for 17 SieveSingleMsgMbox-PT-d2m18-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 56 (type SRCH) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-03
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type FNDP) for 3 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/379/CTLFireability-50.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/240 3/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 520460 m, 104092 m/sec, 658669 t fired, .
49 EF FNDP 5/1200 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-03 398209 t fired, 56063 attempts, .
50 EF STEQ 5/1200 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-03 sara is running.
57 EF FNDP 5/1800 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 442481 t fired, 62172 attempts, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 12

lola: FINISHED task # 50 (type EQUN) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-03
lola: result : true
lola: CANCELED task # 49 (type FNDP) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-03 (obsolete)
lola: LAUNCH task # 51 (type FNDP) for 10 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type EQUN) for 10 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 49 (type FNDP) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-03
lola: result : unknown
lola: fired transitions : 591316
lola: tried executions : 83134
lola: time used : 7.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/379/CTLFireability-52.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ 0 2 3 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/276 6/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 982263 m, 92360 m/sec, 1247171 t fired, .
51 EF FNDP 3/1796 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 209395 t fired, 29431 attempts, .
52 EF STEQ 3/1796 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 sara is running.
57 EF FNDP 10/1793 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 790685 t fired, 111064 attempts, .

Time elapsed: 10 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ 0 2 3 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/276 8/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 1383590 m, 80265 m/sec, 1764998 t fired, .
51 EF FNDP 8/1793 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 575586 t fired, 80842 attempts, .
52 EF STEQ 8/1793 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 sara is running.
57 EF FNDP 15/1790 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 1267511 t fired, 178076 attempts, .

Time elapsed: 15 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ 0 2 3 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/276 11/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 1952000 m, 113682 m/sec, 2553775 t fired, .
51 EF FNDP 13/1788 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 941653 t fired, 132434 attempts, .
52 EF STEQ 13/1788 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 sara is running.
57 EF FNDP 20/1785 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 1633330 t fired, 229546 attempts, .

Time elapsed: 20 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ 0 2 3 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/276 15/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 2505205 m, 110641 m/sec, 3239872 t fired, .
51 EF FNDP 18/1783 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 1276121 t fired, 179350 attempts, .
52 EF STEQ 18/1783 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 sara is running.
57 EF FNDP 25/1780 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 1955093 t fired, 274601 attempts, .

Time elapsed: 25 secs. Pages in use: 15
# running tasks: 4 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ 0 2 3 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/276 18/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 3068938 m, 112746 m/sec, 3970593 t fired, .
51 EF FNDP 23/1778 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 1604283 t fired, 225656 attempts, .
52 EF STEQ 23/1778 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 sara is running.
57 EF FNDP 30/1775 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 2302894 t fired, 323516 attempts, .

Time elapsed: 30 secs. Pages in use: 18
# running tasks: 4 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ 0 2 3 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/276 20/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 3481739 m, 82560 m/sec, 4505344 t fired, .
51 EF FNDP 28/1773 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 2139156 t fired, 300597 attempts, .
52 EF STEQ 28/1773 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 sara is running.
57 EF FNDP 35/1770 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 2608985 t fired, 366650 attempts, .

Time elapsed: 35 secs. Pages in use: 20
# running tasks: 4 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ 0 2 3 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/276 24/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 4143628 m, 132377 m/sec, 5415289 t fired, .
51 EF FNDP 33/1768 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 2748997 t fired, 386388 attempts, .
52 EF STEQ 33/1768 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 sara is running.
57 EF FNDP 40/1765 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 3066978 t fired, 430811 attempts, .

Time elapsed: 40 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ 0 2 3 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/276 28/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 4955706 m, 162415 m/sec, 6551346 t fired, .
51 EF FNDP 38/1763 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 3365169 t fired, 472780 attempts, .
52 EF STEQ 38/1763 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 sara is running.
57 EF FNDP 45/1760 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 3671016 t fired, 515705 attempts, .

Time elapsed: 45 secs. Pages in use: 28
# running tasks: 4 of 4 Visible: 12
lola: CANCELED task # 13 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ 0 2 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EF FNDP 43/1758 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 3967935 t fired, 557603 attempts, .
52 EF STEQ 43/1758 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 sara is running.
57 EF FNDP 50/1755 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 4267587 t fired, 599731 attempts, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 12
lola: LAUNCH task # 43 (type EXCL) for 42 SieveSingleMsgMbox-PT-d2m18-CTLFireability-12
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-12
lola: result : false
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 SieveSingleMsgMbox-PT-d2m18-CTLFireability-11
lola: time limit : 322 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ 0 2 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/322 3/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-11 426579 m, 85315 m/sec, 1765754 t fired, .
51 EF FNDP 48/1753 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 4543112 t fired, 638310 attempts, .
52 EF STEQ 48/1753 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 sara is running.
57 EF FNDP 55/1750 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 4811645 t fired, 676229 attempts, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ 0 2 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/322 5/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-11 846978 m, 84079 m/sec, 3529225 t fired, .
51 EF FNDP 53/1748 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 5111785 t fired, 718326 attempts, .
52 EF STEQ 53/1748 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 sara is running.
57 EF FNDP 60/1745 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 5379434 t fired, 756132 attempts, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 12

lola: FINISHED task # 52 (type EQUN) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-02
lola: result : true
lola: CANCELED task # 51 (type FNDP) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-02 (obsolete)
lola: LAUNCH task # 59 (type EQUN) for 3 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 61 (type SRCH) for 3 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 51 (type FNDP) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-02
lola: result : unknown
lola: fired transitions : 5297145
lola: tried executions : 744509
lola: time used : 54.000000
lola: memory pages used : 0
lola: FINISHED task # 61 (type SRCH) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-01
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/379/CTLFireability-59.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/355 8/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-11 1277369 m, 86078 m/sec, 5328292 t fired, .
57 EF FNDP 65/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 6005437 t fired, 843919 attempts, .
59 EF STEQ 4/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/355 10/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-11 1723426 m, 89211 m/sec, 7217463 t fired, .
57 EF FNDP 70/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 6655616 t fired, 935349 attempts, .
59 EF STEQ 9/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/355 13/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-11 2177474 m, 90809 m/sec, 9132737 t fired, .
57 EF FNDP 75/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 7304404 t fired, 1026558 attempts, .
59 EF STEQ 14/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/355 15/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-11 2632130 m, 90931 m/sec, 11031960 t fired, .
57 EF FNDP 80/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 7953374 t fired, 1117737 attempts, .
59 EF STEQ 19/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/355 18/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-11 3081207 m, 89815 m/sec, 12916921 t fired, .
57 EF FNDP 85/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 8601221 t fired, 1208679 attempts, .
59 EF STEQ 24/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 40/355 20/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-11 3533352 m, 90429 m/sec, 14821619 t fired, .
57 EF FNDP 90/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 9252693 t fired, 1300233 attempts, .
59 EF STEQ 29/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 45/355 23/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-11 3978797 m, 89089 m/sec, 16712915 t fired, .
57 EF FNDP 95/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 9903193 t fired, 1391663 attempts, .
59 EF STEQ 34/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 50/355 25/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-11 4424691 m, 89178 m/sec, 18618994 t fired, .
57 EF FNDP 100/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 10542920 t fired, 1481756 attempts, .
59 EF STEQ 39/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 55/355 28/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-11 4869469 m, 88955 m/sec, 20518736 t fired, .
57 EF FNDP 105/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 11192945 t fired, 1573145 attempts, .
59 EF STEQ 44/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 60/355 30/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-11 5316462 m, 89398 m/sec, 22422851 t fired, .
57 EF FNDP 110/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 11842465 t fired, 1664162 attempts, .
59 EF STEQ 49/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: CANCELED task # 40 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 115/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 12485384 t fired, 1754161 attempts, .
59 EF STEQ 54/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
lola: LAUNCH task # 37 (type EXCL) for 36 SieveSingleMsgMbox-PT-d2m18-CTLFireability-10
lola: time limit : 387 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/387 5/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-10 812855 m, 162571 m/sec, 1035858 t fired, .
57 EF FNDP 120/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 13115332 t fired, 1842881 attempts, .
59 EF STEQ 59/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/387 10/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-10 1613846 m, 160198 m/sec, 2086028 t fired, .
57 EF FNDP 125/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 13762395 t fired, 1934028 attempts, .
59 EF STEQ 64/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/387 14/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-10 2416669 m, 160564 m/sec, 3129805 t fired, .
57 EF FNDP 130/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 14415106 t fired, 2025660 attempts, .
59 EF STEQ 69/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/387 18/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-10 3207874 m, 158241 m/sec, 4142338 t fired, .
57 EF FNDP 135/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 15066636 t fired, 2117124 attempts, .
59 EF STEQ 74/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/387 23/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-10 3989682 m, 156361 m/sec, 5196091 t fired, .
57 EF FNDP 140/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 15714767 t fired, 2208287 attempts, .
59 EF STEQ 79/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/387 27/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-10 4769274 m, 155918 m/sec, 6249975 t fired, .
57 EF FNDP 145/3600 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 16342958 t fired, 2296738 attempts, .
59 EF STEQ 84/3539 0/5 SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 sara is running.

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 12

lola: FINISHED task # 59 (type EQUN) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-01
lola: result : true
lola: CANCELED task # 57 (type FNDP) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-01 (obsolete)
lola: FINISHED task # 57 (type FNDP) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-01
lola: result : unknown
lola: fired transitions : 16633653
lola: tried executions : 2337491
lola: time used : 147.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/497 31/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-10 5566025 m, 159350 m/sec, 7320918 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 37 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 34 (type EXCL) for 33 SieveSingleMsgMbox-PT-d2m18-CTLFireability-07
lola: time limit : 574 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/574 5/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-07 721073 m, 144214 m/sec, 1647336 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/574 9/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-07 1430149 m, 141815 m/sec, 3256969 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/574 12/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-07 2126909 m, 139352 m/sec, 4893831 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/574 16/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-07 2831676 m, 140953 m/sec, 6489801 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/574 20/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-07 3523896 m, 138444 m/sec, 8085851 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/574 24/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-07 4205571 m, 136335 m/sec, 9709054 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/574 28/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-07 4889489 m, 136783 m/sec, 11331347 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/574 32/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-07 5596185 m, 141339 m/sec, 12955870 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 34 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 31 (type EXCL) for 30 SieveSingleMsgMbox-PT-d2m18-CTLFireability-06
lola: time limit : 680 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/680 5/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-06 856598 m, 171319 m/sec, 1090621 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/680 10/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-06 1722298 m, 173140 m/sec, 2226314 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/680 15/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-06 2598477 m, 175235 m/sec, 3360228 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/680 20/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-06 3460079 m, 172320 m/sec, 4473025 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/680 24/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-06 4301436 m, 168271 m/sec, 5633228 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/680 29/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-06 5145424 m, 168797 m/sec, 6801218 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 31 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 28 (type EXCL) for 27 SieveSingleMsgMbox-PT-d2m18-CTLFireability-05
lola: time limit : 841 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/841 3/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-05 401193 m, 80238 m/sec, 1669152 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/841 5/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-05 834224 m, 86606 m/sec, 3505509 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/841 8/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-05 1264339 m, 86023 m/sec, 5359616 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/841 10/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-05 1698348 m, 86801 m/sec, 7252691 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/841 12/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-05 2131362 m, 86602 m/sec, 9090493 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/841 15/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-05 2561901 m, 86107 m/sec, 10929623 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/841 17/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-05 2993579 m, 86335 m/sec, 12793440 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/841 20/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-05 3427012 m, 86686 m/sec, 14658409 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/841 22/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-05 3864098 m, 87417 m/sec, 16548058 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/841 24/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-05 4287520 m, 84684 m/sec, 18441042 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 55/841 27/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-05 4721821 m, 86860 m/sec, 20321170 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 60/841 29/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-05 5147039 m, 85043 m/sec, 22168885 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 65/841 31/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-05 5578843 m, 86360 m/sec, 23989146 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 28 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 1 (type EXCL) for 0 SieveSingleMsgMbox-PT-d2m18-CTLFireability-00
lola: time limit : 1098 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1098 5/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-00 840518 m, 168103 m/sec, 1069692 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1098 10/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-00 1706991 m, 173294 m/sec, 2207684 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1098 15/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-00 2582719 m, 175145 m/sec, 3336467 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/1098 20/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-00 3444121 m, 172280 m/sec, 4448360 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/1098 24/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-00 4285227 m, 168221 m/sec, 5612910 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/1098 29/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-00 5130458 m, 169046 m/sec, 6782833 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 1 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 25 (type EXCL) for 24 SieveSingleMsgMbox-PT-d2m18-CTLFireability-04
lola: time limit : 1630 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-04
lola: result : true
lola: markings : 12
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 SieveSingleMsgMbox-PT-d2m18-CTLFireability-15
lola: time limit : 3260 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/3260 4/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-15 543588 m, 108717 m/sec, 1836661 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/3260 7/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-15 1118302 m, 114942 m/sec, 3774084 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/3260 10/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-15 1685167 m, 113373 m/sec, 5725060 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/3260 13/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-15 2256614 m, 114289 m/sec, 7674460 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/3260 16/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-15 2827366 m, 114150 m/sec, 9595184 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 30/3260 19/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-15 3398790 m, 114284 m/sec, 11516349 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 35/3260 23/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-15 3957645 m, 111771 m/sec, 13462563 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 40/3260 26/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-15 4516315 m, 111734 m/sec, 15410573 t fired, .

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 45/3260 29/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-15 5073401 m, 111417 m/sec, 17381944 t fired, .

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 50/3260 32/32 SieveSingleMsgMbox-PT-d2m18-CTLFireability-15 5646212 m, 114562 m/sec, 19292257 t fired, .

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 46 (type EXCL) for SieveSingleMsgMbox-PT-d2m18-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: Portfolio finished: no open tasks 12

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d2m18-CTLFireability-00: CTL unknown AGGR
SieveSingleMsgMbox-PT-d2m18-CTLFireability-01: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-02: DISJ true state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-03: CONJ false state equation
SieveSingleMsgMbox-PT-d2m18-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d2m18-CTLFireability-05: CTL unknown AGGR
SieveSingleMsgMbox-PT-d2m18-CTLFireability-06: CTL unknown AGGR
SieveSingleMsgMbox-PT-d2m18-CTLFireability-07: CTL unknown AGGR
SieveSingleMsgMbox-PT-d2m18-CTLFireability-10: CTL unknown AGGR
SieveSingleMsgMbox-PT-d2m18-CTLFireability-11: CTL unknown AGGR
SieveSingleMsgMbox-PT-d2m18-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d2m18-CTLFireability-15: CTL unknown AGGR


Time elapsed: 395 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SieveSingleMsgMbox-PT-d2m18"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SieveSingleMsgMbox-PT-d2m18, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-tajo-167905976800466"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SieveSingleMsgMbox-PT-d2m18.tgz
mv SieveSingleMsgMbox-PT-d2m18 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;