Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976700434.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SieveSingleMsgMbox-PT-d1m64, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976700434
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 864K
-rw-r--r-- 1 mcc users 7.0K Feb 26 10:28 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 26 10:28 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 26 10:27 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 10:27 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 17:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:30 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 116K Feb 26 10:30 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 10:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 26 10:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 17:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:06 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 450K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-00
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-01
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-02
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-03
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-04
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-05
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-06
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-07
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-08
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-09
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-10
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-12
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-13
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-14
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679247358742

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SieveSingleMsgMbox-PT-d1m64
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 17:36:00] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 17:36:00] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 17:36:00] [INFO ] Load time of PNML (sax parser for PT used): 125 ms
[2023-03-19 17:36:00] [INFO ] Transformed 1295 places.
[2023-03-19 17:36:00] [INFO ] Transformed 749 transitions.
[2023-03-19 17:36:00] [INFO ] Parsed PT model containing 1295 places and 749 transitions and 2996 arcs in 273 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Deduced a syphon composed of 1036 places in 9 ms
Reduce places removed 1036 places and 0 transitions.
Support contains 65 out of 259 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 259/259 places, 749/749 transitions.
Reduce places removed 17 places and 0 transitions.
Ensure Unique test removed 240 transitions
Reduce isomorphic transitions removed 240 transitions.
Iterating post reduction 0 with 257 rules applied. Total rules applied 257 place count 242 transition count 509
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 285 place count 214 transition count 468
Iterating global reduction 1 with 28 rules applied. Total rules applied 313 place count 214 transition count 468
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 319 place count 214 transition count 462
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 332 place count 201 transition count 449
Iterating global reduction 2 with 13 rules applied. Total rules applied 345 place count 201 transition count 449
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 346 place count 201 transition count 448
Discarding 9 places :
Symmetric choice reduction at 3 with 9 rule applications. Total rules 355 place count 192 transition count 437
Iterating global reduction 3 with 9 rules applied. Total rules applied 364 place count 192 transition count 437
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 367 place count 192 transition count 434
Applied a total of 367 rules in 56 ms. Remains 192 /259 variables (removed 67) and now considering 434/749 (removed 315) transitions.
// Phase 1: matrix 434 rows 192 cols
[2023-03-19 17:36:00] [INFO ] Computed 5 place invariants in 16 ms
[2023-03-19 17:36:00] [INFO ] Implicit Places using invariants in 241 ms returned []
[2023-03-19 17:36:00] [INFO ] Invariant cache hit.
[2023-03-19 17:36:01] [INFO ] State equation strengthened by 303 read => feed constraints.
[2023-03-19 17:36:01] [INFO ] Implicit Places using invariants and state equation in 623 ms returned []
Implicit Place search using SMT with State Equation took 888 ms to find 0 implicit places.
[2023-03-19 17:36:01] [INFO ] Invariant cache hit.
[2023-03-19 17:36:01] [INFO ] Dead Transitions using invariants and state equation in 131 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 192/259 places, 434/749 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1075 ms. Remains : 192/259 places, 434/749 transitions.
Support contains 65 out of 192 places after structural reductions.
[2023-03-19 17:36:01] [INFO ] Flatten gal took : 50 ms
[2023-03-19 17:36:01] [INFO ] Flatten gal took : 22 ms
[2023-03-19 17:36:01] [INFO ] Input system was already deterministic with 434 transitions.
Support contains 64 out of 192 places (down from 65) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2238 resets, run finished after 284 ms. (steps per millisecond=35 ) properties (out of 62) seen :4
Incomplete Best-First random walk after 1000 steps, including 38 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 62 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 46 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 105 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 52 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 39 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 43 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 106 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 97 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 35 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 54 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 48 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 84 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 48 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 43 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 93 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 98 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 98 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 45 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 56 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 38 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 37 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 51 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 52 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 39 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 96 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 43 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 100 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 40 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 58) seen :0
Interrupted probabilistic random walk after 313893 steps, run timeout after 3001 ms. (steps per millisecond=104 ) properties seen :{0=1, 4=1, 7=1, 9=1, 10=1, 11=1, 23=1, 25=1, 26=1, 27=1, 28=1, 29=1, 33=1, 34=1, 35=1, 36=1, 38=1, 45=1, 49=1, 51=1, 53=1, 54=1, 57=1}
Probabilistic random walk after 313893 steps, saw 146130 distinct states, run finished after 3002 ms. (steps per millisecond=104 ) properties seen :23
Running SMT prover for 35 properties.
[2023-03-19 17:36:05] [INFO ] Invariant cache hit.
[2023-03-19 17:36:06] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:36:06] [INFO ] [Real]Absence check using 2 positive and 3 generalized place invariants in 8 ms returned sat
[2023-03-19 17:36:06] [INFO ] After 464ms SMT Verify possible using all constraints in real domain returned unsat :4 sat :0 real:31
[2023-03-19 17:36:06] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:36:06] [INFO ] [Nat]Absence check using 2 positive and 3 generalized place invariants in 4 ms returned sat
[2023-03-19 17:36:07] [INFO ] After 1126ms SMT Verify possible using state equation in natural domain returned unsat :8 sat :27
[2023-03-19 17:36:07] [INFO ] State equation strengthened by 303 read => feed constraints.
[2023-03-19 17:36:10] [INFO ] After 2431ms SMT Verify possible using 303 Read/Feed constraints in natural domain returned unsat :8 sat :27
[2023-03-19 17:36:10] [INFO ] Deduced a trap composed of 72 places in 47 ms of which 6 ms to minimize.
[2023-03-19 17:36:10] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 76 ms
[2023-03-19 17:36:12] [INFO ] After 4817ms SMT Verify possible using trap constraints in natural domain returned unsat :8 sat :27
Attempting to minimize the solution found.
Minimization took 2407 ms.
[2023-03-19 17:36:14] [INFO ] After 8633ms SMT Verify possible using all constraints in natural domain returned unsat :8 sat :27
Fused 35 Parikh solutions to 27 different solutions.
Parikh walk visited 4 properties in 1022 ms.
Support contains 27 out of 192 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 192/192 places, 434/434 transitions.
Graph (complete) has 734 edges and 192 vertex of which 191 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.2 ms
Discarding 1 places :
Also discarding 0 output transitions
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 3 place count 191 transition count 432
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 17 place count 177 transition count 373
Iterating global reduction 1 with 14 rules applied. Total rules applied 31 place count 177 transition count 373
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 47 place count 177 transition count 357
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 57 place count 167 transition count 347
Iterating global reduction 2 with 10 rules applied. Total rules applied 67 place count 167 transition count 347
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 2 with 20 rules applied. Total rules applied 87 place count 167 transition count 327
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 91 place count 163 transition count 322
Iterating global reduction 3 with 4 rules applied. Total rules applied 95 place count 163 transition count 322
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 98 place count 163 transition count 319
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 99 place count 162 transition count 318
Iterating global reduction 4 with 1 rules applied. Total rules applied 100 place count 162 transition count 318
Applied a total of 100 rules in 66 ms. Remains 162 /192 variables (removed 30) and now considering 318/434 (removed 116) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 67 ms. Remains : 162/192 places, 318/434 transitions.
Incomplete random walk after 10000 steps, including 2241 resets, run finished after 161 ms. (steps per millisecond=62 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 51 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 48 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 52 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 56 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 106 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 53 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 44 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 43 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 102 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 95 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 41 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 54 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 56 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 43 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 38 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 109 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :0
Interrupted probabilistic random walk after 402007 steps, run timeout after 3001 ms. (steps per millisecond=133 ) properties seen :{4=1, 21=1}
Probabilistic random walk after 402007 steps, saw 184769 distinct states, run finished after 3001 ms. (steps per millisecond=133 ) properties seen :2
Running SMT prover for 21 properties.
// Phase 1: matrix 318 rows 162 cols
[2023-03-19 17:36:19] [INFO ] Computed 4 place invariants in 5 ms
[2023-03-19 17:36:19] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:36:19] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 11 ms returned sat
[2023-03-19 17:36:19] [INFO ] After 231ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:21
[2023-03-19 17:36:19] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:36:19] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 3 ms returned sat
[2023-03-19 17:36:20] [INFO ] After 691ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :21
[2023-03-19 17:36:20] [INFO ] State equation strengthened by 207 read => feed constraints.
[2023-03-19 17:36:21] [INFO ] After 1493ms SMT Verify possible using 207 Read/Feed constraints in natural domain returned unsat :0 sat :21
[2023-03-19 17:36:22] [INFO ] Deduced a trap composed of 21 places in 30 ms of which 1 ms to minimize.
[2023-03-19 17:36:22] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 55 ms
[2023-03-19 17:36:23] [INFO ] Deduced a trap composed of 54 places in 31 ms of which 1 ms to minimize.
[2023-03-19 17:36:23] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 93 ms
[2023-03-19 17:36:24] [INFO ] After 3700ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :21
Attempting to minimize the solution found.
Minimization took 1836 ms.
[2023-03-19 17:36:26] [INFO ] After 6396ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :21
Parikh walk visited 2 properties in 1093 ms.
Support contains 23 out of 162 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 162/162 places, 318/318 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 158 transition count 293
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 158 transition count 293
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 12 place count 154 transition count 289
Iterating global reduction 0 with 4 rules applied. Total rules applied 16 place count 154 transition count 289
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 19 place count 154 transition count 286
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 23 place count 150 transition count 281
Iterating global reduction 1 with 4 rules applied. Total rules applied 27 place count 150 transition count 281
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 29 place count 150 transition count 279
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 30 place count 149 transition count 278
Iterating global reduction 2 with 1 rules applied. Total rules applied 31 place count 149 transition count 278
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 32 place count 148 transition count 277
Iterating global reduction 2 with 1 rules applied. Total rules applied 33 place count 148 transition count 277
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 34 place count 147 transition count 276
Iterating global reduction 2 with 1 rules applied. Total rules applied 35 place count 147 transition count 276
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 36 place count 146 transition count 275
Iterating global reduction 2 with 1 rules applied. Total rules applied 37 place count 146 transition count 275
Applied a total of 37 rules in 38 ms. Remains 146 /162 variables (removed 16) and now considering 275/318 (removed 43) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 38 ms. Remains : 146/162 places, 275/318 transitions.
Incomplete random walk after 10000 steps, including 2177 resets, run finished after 167 ms. (steps per millisecond=59 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 51 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 61 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 93 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 45 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 55 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1000 steps, including 102 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 95 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 37 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 45 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1000 steps, including 51 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 39 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1000 steps, including 51 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 19) seen :0
Interrupted probabilistic random walk after 399533 steps, run timeout after 3001 ms. (steps per millisecond=133 ) properties seen :{}
Probabilistic random walk after 399533 steps, saw 178589 distinct states, run finished after 3001 ms. (steps per millisecond=133 ) properties seen :0
Running SMT prover for 19 properties.
// Phase 1: matrix 275 rows 146 cols
[2023-03-19 17:36:30] [INFO ] Computed 4 place invariants in 10 ms
[2023-03-19 17:36:30] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:36:30] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:36:30] [INFO ] After 261ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:19
[2023-03-19 17:36:30] [INFO ] [Nat]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-03-19 17:36:30] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 3 ms returned sat
[2023-03-19 17:36:31] [INFO ] After 447ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :19
[2023-03-19 17:36:31] [INFO ] State equation strengthened by 177 read => feed constraints.
[2023-03-19 17:36:33] [INFO ] After 1841ms SMT Verify possible using 177 Read/Feed constraints in natural domain returned unsat :0 sat :19
[2023-03-19 17:36:33] [INFO ] Deduced a trap composed of 21 places in 36 ms of which 1 ms to minimize.
[2023-03-19 17:36:33] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 57 ms
[2023-03-19 17:36:35] [INFO ] Deduced a trap composed of 45 places in 47 ms of which 0 ms to minimize.
[2023-03-19 17:36:35] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 136 ms
[2023-03-19 17:36:35] [INFO ] After 4181ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :19
Attempting to minimize the solution found.
Minimization took 1296 ms.
[2023-03-19 17:36:36] [INFO ] After 6030ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :19
Parikh walk visited 0 properties in 867 ms.
Support contains 23 out of 146 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 146/146 places, 275/275 transitions.
Applied a total of 0 rules in 21 ms. Remains 146 /146 variables (removed 0) and now considering 275/275 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 21 ms. Remains : 146/146 places, 275/275 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 146/146 places, 275/275 transitions.
Applied a total of 0 rules in 8 ms. Remains 146 /146 variables (removed 0) and now considering 275/275 (removed 0) transitions.
[2023-03-19 17:36:37] [INFO ] Invariant cache hit.
[2023-03-19 17:36:37] [INFO ] Implicit Places using invariants in 63 ms returned []
[2023-03-19 17:36:37] [INFO ] Invariant cache hit.
[2023-03-19 17:36:37] [INFO ] State equation strengthened by 177 read => feed constraints.
[2023-03-19 17:36:38] [INFO ] Implicit Places using invariants and state equation in 380 ms returned []
Implicit Place search using SMT with State Equation took 459 ms to find 0 implicit places.
[2023-03-19 17:36:38] [INFO ] Redundant transitions in 16 ms returned []
[2023-03-19 17:36:38] [INFO ] Invariant cache hit.
[2023-03-19 17:36:38] [INFO ] Dead Transitions using invariants and state equation in 91 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 584 ms. Remains : 146/146 places, 275/275 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 146 transition count 270
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 9 place count 142 transition count 270
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 14 Pre rules applied. Total rules applied 9 place count 142 transition count 256
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 2 with 28 rules applied. Total rules applied 37 place count 128 transition count 256
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 1 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 2 with 28 rules applied. Total rules applied 65 place count 114 transition count 242
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 66 place count 114 transition count 241
Applied a total of 66 rules in 25 ms. Remains 114 /146 variables (removed 32) and now considering 241/275 (removed 34) transitions.
Running SMT prover for 19 properties.
// Phase 1: matrix 241 rows 114 cols
[2023-03-19 17:36:38] [INFO ] Computed 4 place invariants in 2 ms
[2023-03-19 17:36:38] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:36:38] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 0 ms returned sat
[2023-03-19 17:36:38] [INFO ] After 139ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:19
[2023-03-19 17:36:38] [INFO ] [Nat]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-03-19 17:36:38] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:36:38] [INFO ] After 369ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :19
[2023-03-19 17:36:39] [INFO ] Deduced a trap composed of 13 places in 49 ms of which 1 ms to minimize.
[2023-03-19 17:36:39] [INFO ] Deduced a trap composed of 33 places in 45 ms of which 2 ms to minimize.
[2023-03-19 17:36:39] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 138 ms
[2023-03-19 17:36:39] [INFO ] After 1303ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :19
Attempting to minimize the solution found.
Minimization took 430 ms.
[2023-03-19 17:36:40] [INFO ] After 1804ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :19
Successfully simplified 8 atomic propositions for a total of 16 simplifications.
[2023-03-19 17:36:40] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-19 17:36:40] [INFO ] Flatten gal took : 27 ms
FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 17:36:40] [INFO ] Flatten gal took : 24 ms
[2023-03-19 17:36:40] [INFO ] Input system was already deterministic with 434 transitions.
Support contains 46 out of 192 places (down from 53) after GAL structural reductions.
Computed a total of 51 stabilizing places and 91 stable transitions
Graph (complete) has 805 edges and 192 vertex of which 191 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.9 ms
Starting structural reductions in LTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 161 transition count 267
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 161 transition count 267
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 71 place count 161 transition count 258
Discarding 26 places :
Symmetric choice reduction at 1 with 26 rule applications. Total rules 97 place count 135 transition count 232
Iterating global reduction 1 with 26 rules applied. Total rules applied 123 place count 135 transition count 232
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 141 place count 135 transition count 214
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 154 place count 122 transition count 198
Iterating global reduction 2 with 13 rules applied. Total rules applied 167 place count 122 transition count 198
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 2 with 18 rules applied. Total rules applied 185 place count 122 transition count 180
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 189 place count 118 transition count 176
Iterating global reduction 3 with 4 rules applied. Total rules applied 193 place count 118 transition count 176
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 196 place count 115 transition count 173
Iterating global reduction 3 with 3 rules applied. Total rules applied 199 place count 115 transition count 173
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 201 place count 113 transition count 170
Iterating global reduction 3 with 2 rules applied. Total rules applied 203 place count 113 transition count 170
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 205 place count 111 transition count 168
Iterating global reduction 3 with 2 rules applied. Total rules applied 207 place count 111 transition count 168
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 208 place count 110 transition count 167
Iterating global reduction 3 with 1 rules applied. Total rules applied 209 place count 110 transition count 167
Applied a total of 209 rules in 26 ms. Remains 110 /192 variables (removed 82) and now considering 167/434 (removed 267) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 27 ms. Remains : 110/192 places, 167/434 transitions.
[2023-03-19 17:36:40] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:36:40] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:36:40] [INFO ] Input system was already deterministic with 167 transitions.
Starting structural reductions in LTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 160 transition count 254
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 160 transition count 254
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 72 place count 160 transition count 246
Discarding 26 places :
Symmetric choice reduction at 1 with 26 rule applications. Total rules 98 place count 134 transition count 220
Iterating global reduction 1 with 26 rules applied. Total rules applied 124 place count 134 transition count 220
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 142 place count 134 transition count 202
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 156 place count 120 transition count 185
Iterating global reduction 2 with 14 rules applied. Total rules applied 170 place count 120 transition count 185
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 2 with 15 rules applied. Total rules applied 185 place count 120 transition count 170
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 189 place count 116 transition count 166
Iterating global reduction 3 with 4 rules applied. Total rules applied 193 place count 116 transition count 166
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 196 place count 113 transition count 163
Iterating global reduction 3 with 3 rules applied. Total rules applied 199 place count 113 transition count 163
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 200 place count 112 transition count 162
Iterating global reduction 3 with 1 rules applied. Total rules applied 201 place count 112 transition count 162
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 202 place count 111 transition count 161
Iterating global reduction 3 with 1 rules applied. Total rules applied 203 place count 111 transition count 161
Applied a total of 203 rules in 38 ms. Remains 111 /192 variables (removed 81) and now considering 161/434 (removed 273) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 51 ms. Remains : 111/192 places, 161/434 transitions.
[2023-03-19 17:36:40] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:36:40] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:36:40] [INFO ] Input system was already deterministic with 161 transitions.
Starting structural reductions in LTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 161 transition count 229
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 161 transition count 229
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 69 place count 161 transition count 222
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 94 place count 136 transition count 197
Iterating global reduction 1 with 25 rules applied. Total rules applied 119 place count 136 transition count 197
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 1 with 15 rules applied. Total rules applied 134 place count 136 transition count 182
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 147 place count 123 transition count 167
Iterating global reduction 2 with 13 rules applied. Total rules applied 160 place count 123 transition count 167
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 2 with 10 rules applied. Total rules applied 170 place count 123 transition count 157
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 173 place count 120 transition count 154
Iterating global reduction 3 with 3 rules applied. Total rules applied 176 place count 120 transition count 154
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 178 place count 118 transition count 152
Iterating global reduction 3 with 2 rules applied. Total rules applied 180 place count 118 transition count 152
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 181 place count 117 transition count 151
Iterating global reduction 3 with 1 rules applied. Total rules applied 182 place count 117 transition count 151
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 183 place count 116 transition count 150
Iterating global reduction 3 with 1 rules applied. Total rules applied 184 place count 116 transition count 150
Applied a total of 184 rules in 33 ms. Remains 116 /192 variables (removed 76) and now considering 150/434 (removed 284) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 34 ms. Remains : 116/192 places, 150/434 transitions.
[2023-03-19 17:36:40] [INFO ] Flatten gal took : 19 ms
[2023-03-19 17:36:40] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:36:40] [INFO ] Input system was already deterministic with 150 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 162 transition count 268
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 162 transition count 268
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 69 place count 162 transition count 259
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 94 place count 137 transition count 234
Iterating global reduction 1 with 25 rules applied. Total rules applied 119 place count 137 transition count 234
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 1 with 17 rules applied. Total rules applied 136 place count 137 transition count 217
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 149 place count 124 transition count 202
Iterating global reduction 2 with 13 rules applied. Total rules applied 162 place count 124 transition count 202
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 2 with 18 rules applied. Total rules applied 180 place count 124 transition count 184
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 183 place count 121 transition count 181
Iterating global reduction 3 with 3 rules applied. Total rules applied 186 place count 121 transition count 181
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 188 place count 119 transition count 179
Iterating global reduction 3 with 2 rules applied. Total rules applied 190 place count 119 transition count 179
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 192 place count 117 transition count 176
Iterating global reduction 3 with 2 rules applied. Total rules applied 194 place count 117 transition count 176
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 196 place count 115 transition count 174
Iterating global reduction 3 with 2 rules applied. Total rules applied 198 place count 115 transition count 174
Applied a total of 198 rules in 78 ms. Remains 115 /192 variables (removed 77) and now considering 174/434 (removed 260) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 78 ms. Remains : 115/192 places, 174/434 transitions.
[2023-03-19 17:36:40] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:36:40] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:36:40] [INFO ] Input system was already deterministic with 174 transitions.
Starting structural reductions in LTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 36 place count 156 transition count 211
Iterating global reduction 0 with 36 rules applied. Total rules applied 72 place count 156 transition count 211
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 77 place count 156 transition count 206
Discarding 31 places :
Symmetric choice reduction at 1 with 31 rule applications. Total rules 108 place count 125 transition count 175
Iterating global reduction 1 with 31 rules applied. Total rules applied 139 place count 125 transition count 175
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 155 place count 125 transition count 159
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 173 place count 107 transition count 138
Iterating global reduction 2 with 18 rules applied. Total rules applied 191 place count 107 transition count 138
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 2 with 13 rules applied. Total rules applied 204 place count 107 transition count 125
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 210 place count 101 transition count 119
Iterating global reduction 3 with 6 rules applied. Total rules applied 216 place count 101 transition count 119
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 221 place count 96 transition count 114
Iterating global reduction 3 with 5 rules applied. Total rules applied 226 place count 96 transition count 114
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 230 place count 92 transition count 109
Iterating global reduction 3 with 4 rules applied. Total rules applied 234 place count 92 transition count 109
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 236 place count 92 transition count 107
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 240 place count 88 transition count 103
Iterating global reduction 4 with 4 rules applied. Total rules applied 244 place count 88 transition count 103
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 246 place count 86 transition count 100
Iterating global reduction 4 with 2 rules applied. Total rules applied 248 place count 86 transition count 100
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 249 place count 85 transition count 99
Iterating global reduction 4 with 1 rules applied. Total rules applied 250 place count 85 transition count 99
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 251 place count 84 transition count 98
Iterating global reduction 4 with 1 rules applied. Total rules applied 252 place count 84 transition count 98
Applied a total of 252 rules in 37 ms. Remains 84 /192 variables (removed 108) and now considering 98/434 (removed 336) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 37 ms. Remains : 84/192 places, 98/434 transitions.
[2023-03-19 17:36:40] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:36:40] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:36:40] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in LTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 36 place count 156 transition count 211
Iterating global reduction 0 with 36 rules applied. Total rules applied 72 place count 156 transition count 211
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 77 place count 156 transition count 206
Discarding 31 places :
Symmetric choice reduction at 1 with 31 rule applications. Total rules 108 place count 125 transition count 175
Iterating global reduction 1 with 31 rules applied. Total rules applied 139 place count 125 transition count 175
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 155 place count 125 transition count 159
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 173 place count 107 transition count 138
Iterating global reduction 2 with 18 rules applied. Total rules applied 191 place count 107 transition count 138
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 2 with 13 rules applied. Total rules applied 204 place count 107 transition count 125
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 210 place count 101 transition count 119
Iterating global reduction 3 with 6 rules applied. Total rules applied 216 place count 101 transition count 119
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 221 place count 96 transition count 114
Iterating global reduction 3 with 5 rules applied. Total rules applied 226 place count 96 transition count 114
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 230 place count 92 transition count 109
Iterating global reduction 3 with 4 rules applied. Total rules applied 234 place count 92 transition count 109
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 236 place count 92 transition count 107
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 239 place count 89 transition count 104
Iterating global reduction 4 with 3 rules applied. Total rules applied 242 place count 89 transition count 104
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 243 place count 88 transition count 103
Iterating global reduction 4 with 1 rules applied. Total rules applied 244 place count 88 transition count 103
Applied a total of 244 rules in 32 ms. Remains 88 /192 variables (removed 104) and now considering 103/434 (removed 331) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 88/192 places, 103/434 transitions.
[2023-03-19 17:36:40] [INFO ] Flatten gal took : 17 ms
[2023-03-19 17:36:40] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:36:40] [INFO ] Input system was already deterministic with 103 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 35 place count 157 transition count 200
Iterating global reduction 0 with 35 rules applied. Total rules applied 70 place count 157 transition count 200
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 72 place count 157 transition count 198
Discarding 32 places :
Symmetric choice reduction at 1 with 32 rule applications. Total rules 104 place count 125 transition count 166
Iterating global reduction 1 with 32 rules applied. Total rules applied 136 place count 125 transition count 166
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 152 place count 125 transition count 150
Discarding 19 places :
Symmetric choice reduction at 2 with 19 rule applications. Total rules 171 place count 106 transition count 128
Iterating global reduction 2 with 19 rules applied. Total rules applied 190 place count 106 transition count 128
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 2 with 12 rules applied. Total rules applied 202 place count 106 transition count 116
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 209 place count 99 transition count 109
Iterating global reduction 3 with 7 rules applied. Total rules applied 216 place count 99 transition count 109
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 222 place count 93 transition count 103
Iterating global reduction 3 with 6 rules applied. Total rules applied 228 place count 93 transition count 103
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 233 place count 88 transition count 97
Iterating global reduction 3 with 5 rules applied. Total rules applied 238 place count 88 transition count 97
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 240 place count 88 transition count 95
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 245 place count 83 transition count 90
Iterating global reduction 4 with 5 rules applied. Total rules applied 250 place count 83 transition count 90
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 251 place count 82 transition count 88
Iterating global reduction 4 with 1 rules applied. Total rules applied 252 place count 82 transition count 88
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 253 place count 81 transition count 87
Iterating global reduction 4 with 1 rules applied. Total rules applied 254 place count 81 transition count 87
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 255 place count 80 transition count 86
Iterating global reduction 4 with 1 rules applied. Total rules applied 256 place count 80 transition count 86
Applied a total of 256 rules in 51 ms. Remains 80 /192 variables (removed 112) and now considering 86/434 (removed 348) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 51 ms. Remains : 80/192 places, 86/434 transitions.
[2023-03-19 17:36:41] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:36:41] [INFO ] Flatten gal took : 16 ms
[2023-03-19 17:36:41] [INFO ] Input system was already deterministic with 86 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 35 place count 157 transition count 224
Iterating global reduction 0 with 35 rules applied. Total rules applied 70 place count 157 transition count 224
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 76 place count 157 transition count 218
Discarding 30 places :
Symmetric choice reduction at 1 with 30 rule applications. Total rules 106 place count 127 transition count 188
Iterating global reduction 1 with 30 rules applied. Total rules applied 136 place count 127 transition count 188
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 152 place count 127 transition count 172
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 169 place count 110 transition count 152
Iterating global reduction 2 with 17 rules applied. Total rules applied 186 place count 110 transition count 152
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 2 with 14 rules applied. Total rules applied 200 place count 110 transition count 138
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 205 place count 105 transition count 133
Iterating global reduction 3 with 5 rules applied. Total rules applied 210 place count 105 transition count 133
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 214 place count 101 transition count 129
Iterating global reduction 3 with 4 rules applied. Total rules applied 218 place count 101 transition count 129
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 221 place count 98 transition count 125
Iterating global reduction 3 with 3 rules applied. Total rules applied 224 place count 98 transition count 125
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 227 place count 95 transition count 122
Iterating global reduction 3 with 3 rules applied. Total rules applied 230 place count 95 transition count 122
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 232 place count 93 transition count 119
Iterating global reduction 3 with 2 rules applied. Total rules applied 234 place count 93 transition count 119
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 235 place count 92 transition count 118
Iterating global reduction 3 with 1 rules applied. Total rules applied 236 place count 92 transition count 118
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 237 place count 91 transition count 117
Iterating global reduction 3 with 1 rules applied. Total rules applied 238 place count 91 transition count 117
Applied a total of 238 rules in 39 ms. Remains 91 /192 variables (removed 101) and now considering 117/434 (removed 317) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 40 ms. Remains : 91/192 places, 117/434 transitions.
[2023-03-19 17:36:41] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:36:41] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:36:41] [INFO ] Input system was already deterministic with 117 transitions.
Starting structural reductions in LTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 33 place count 159 transition count 229
Iterating global reduction 0 with 33 rules applied. Total rules applied 66 place count 159 transition count 229
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 72 place count 159 transition count 223
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 100 place count 131 transition count 195
Iterating global reduction 1 with 28 rules applied. Total rules applied 128 place count 131 transition count 195
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 146 place count 131 transition count 177
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 162 place count 115 transition count 158
Iterating global reduction 2 with 16 rules applied. Total rules applied 178 place count 115 transition count 158
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 2 with 13 rules applied. Total rules applied 191 place count 115 transition count 145
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 196 place count 110 transition count 140
Iterating global reduction 3 with 5 rules applied. Total rules applied 201 place count 110 transition count 140
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 205 place count 106 transition count 136
Iterating global reduction 3 with 4 rules applied. Total rules applied 209 place count 106 transition count 136
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 211 place count 104 transition count 134
Iterating global reduction 3 with 2 rules applied. Total rules applied 213 place count 104 transition count 134
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 216 place count 104 transition count 131
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 218 place count 102 transition count 129
Iterating global reduction 4 with 2 rules applied. Total rules applied 220 place count 102 transition count 129
Applied a total of 220 rules in 29 ms. Remains 102 /192 variables (removed 90) and now considering 129/434 (removed 305) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 102/192 places, 129/434 transitions.
[2023-03-19 17:36:41] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:36:41] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:36:41] [INFO ] Input system was already deterministic with 129 transitions.
Starting structural reductions in LTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 160 transition count 251
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 160 transition count 251
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 71 place count 160 transition count 244
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 99 place count 132 transition count 216
Iterating global reduction 1 with 28 rules applied. Total rules applied 127 place count 132 transition count 216
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 143 place count 132 transition count 200
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 158 place count 117 transition count 182
Iterating global reduction 2 with 15 rules applied. Total rules applied 173 place count 117 transition count 182
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 2 with 17 rules applied. Total rules applied 190 place count 117 transition count 165
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 194 place count 113 transition count 161
Iterating global reduction 3 with 4 rules applied. Total rules applied 198 place count 113 transition count 161
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 201 place count 110 transition count 158
Iterating global reduction 3 with 3 rules applied. Total rules applied 204 place count 110 transition count 158
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 207 place count 107 transition count 154
Iterating global reduction 3 with 3 rules applied. Total rules applied 210 place count 107 transition count 154
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 213 place count 104 transition count 151
Iterating global reduction 3 with 3 rules applied. Total rules applied 216 place count 104 transition count 151
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 218 place count 102 transition count 148
Iterating global reduction 3 with 2 rules applied. Total rules applied 220 place count 102 transition count 148
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 221 place count 101 transition count 147
Iterating global reduction 3 with 1 rules applied. Total rules applied 222 place count 101 transition count 147
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 223 place count 100 transition count 146
Iterating global reduction 3 with 1 rules applied. Total rules applied 224 place count 100 transition count 146
Applied a total of 224 rules in 18 ms. Remains 100 /192 variables (removed 92) and now considering 146/434 (removed 288) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 100/192 places, 146/434 transitions.
[2023-03-19 17:36:41] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:36:41] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:36:41] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 36 place count 156 transition count 211
Iterating global reduction 0 with 36 rules applied. Total rules applied 72 place count 156 transition count 211
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 77 place count 156 transition count 206
Discarding 31 places :
Symmetric choice reduction at 1 with 31 rule applications. Total rules 108 place count 125 transition count 175
Iterating global reduction 1 with 31 rules applied. Total rules applied 139 place count 125 transition count 175
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 155 place count 125 transition count 159
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 173 place count 107 transition count 138
Iterating global reduction 2 with 18 rules applied. Total rules applied 191 place count 107 transition count 138
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 2 with 13 rules applied. Total rules applied 204 place count 107 transition count 125
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 210 place count 101 transition count 119
Iterating global reduction 3 with 6 rules applied. Total rules applied 216 place count 101 transition count 119
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 221 place count 96 transition count 114
Iterating global reduction 3 with 5 rules applied. Total rules applied 226 place count 96 transition count 114
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 230 place count 92 transition count 109
Iterating global reduction 3 with 4 rules applied. Total rules applied 234 place count 92 transition count 109
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 236 place count 92 transition count 107
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 240 place count 88 transition count 103
Iterating global reduction 4 with 4 rules applied. Total rules applied 244 place count 88 transition count 103
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 246 place count 86 transition count 100
Iterating global reduction 4 with 2 rules applied. Total rules applied 248 place count 86 transition count 100
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 249 place count 85 transition count 99
Iterating global reduction 4 with 1 rules applied. Total rules applied 250 place count 85 transition count 99
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 251 place count 84 transition count 98
Iterating global reduction 4 with 1 rules applied. Total rules applied 252 place count 84 transition count 98
Applied a total of 252 rules in 23 ms. Remains 84 /192 variables (removed 108) and now considering 98/434 (removed 336) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 84/192 places, 98/434 transitions.
[2023-03-19 17:36:41] [INFO ] Flatten gal took : 2 ms
[2023-03-19 17:36:41] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:36:41] [INFO ] Input system was already deterministic with 98 transitions.
Incomplete random walk after 10000 steps, including 2262 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 475 resets, run finished after 6 ms. (steps per millisecond=1666 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2639819 steps, run timeout after 3001 ms. (steps per millisecond=879 ) properties seen :{}
Probabilistic random walk after 2639819 steps, saw 1104412 distinct states, run finished after 3001 ms. (steps per millisecond=879 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 98 rows 84 cols
[2023-03-19 17:36:44] [INFO ] Computed 5 place invariants in 5 ms
[2023-03-19 17:36:44] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:36:44] [INFO ] [Real]Absence check using 2 positive and 3 generalized place invariants in 2 ms returned sat
[2023-03-19 17:36:44] [INFO ] After 94ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:36:44] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:36:44] [INFO ] [Nat]Absence check using 2 positive and 3 generalized place invariants in 2 ms returned sat
[2023-03-19 17:36:44] [INFO ] After 36ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:36:44] [INFO ] State equation strengthened by 44 read => feed constraints.
[2023-03-19 17:36:44] [INFO ] After 17ms SMT Verify possible using 44 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:36:44] [INFO ] After 32ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 18 ms.
[2023-03-19 17:36:44] [INFO ] After 125ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 40 ms.
Support contains 2 out of 84 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 84/84 places, 98/98 transitions.
Graph (complete) has 238 edges and 84 vertex of which 83 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.0 ms
Discarding 1 places :
Also discarding 0 output transitions
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 3 place count 83 transition count 96
Applied a total of 3 rules in 4 ms. Remains 83 /84 variables (removed 1) and now considering 96/98 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5 ms. Remains : 83/84 places, 96/98 transitions.
Incomplete random walk after 1000000 steps, including 224105 resets, run finished after 1090 ms. (steps per millisecond=917 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000000 steps, including 47742 resets, run finished after 392 ms. (steps per millisecond=2551 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 3232594 steps, run timeout after 3001 ms. (steps per millisecond=1077 ) properties seen :{}
Probabilistic random walk after 3232594 steps, saw 1354996 distinct states, run finished after 3002 ms. (steps per millisecond=1076 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 96 rows 83 cols
[2023-03-19 17:36:49] [INFO ] Computed 4 place invariants in 2 ms
[2023-03-19 17:36:49] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:36:49] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:36:49] [INFO ] After 97ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:36:49] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:36:49] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:36:49] [INFO ] After 33ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:36:49] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:36:49] [INFO ] After 15ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:36:49] [INFO ] After 28ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 13 ms.
[2023-03-19 17:36:49] [INFO ] After 105ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 28 ms.
Support contains 2 out of 83 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 83 /83 variables (removed 0) and now considering 96/96 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2 ms. Remains : 83/83 places, 96/96 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 83 /83 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2023-03-19 17:36:49] [INFO ] Invariant cache hit.
[2023-03-19 17:36:49] [INFO ] Implicit Places using invariants in 77 ms returned []
[2023-03-19 17:36:49] [INFO ] Invariant cache hit.
[2023-03-19 17:36:49] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:36:49] [INFO ] Implicit Places using invariants and state equation in 130 ms returned []
Implicit Place search using SMT with State Equation took 221 ms to find 0 implicit places.
[2023-03-19 17:36:49] [INFO ] Redundant transitions in 12 ms returned []
[2023-03-19 17:36:49] [INFO ] Invariant cache hit.
[2023-03-19 17:36:49] [INFO ] Dead Transitions using invariants and state equation in 46 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 301 ms. Remains : 83/83 places, 96/96 transitions.
Incomplete random walk after 100000 steps, including 22266 resets, run finished after 358 ms. (steps per millisecond=279 ) properties (out of 2) seen :1
Running SMT prover for 1 properties.
[2023-03-19 17:36:49] [INFO ] Invariant cache hit.
[2023-03-19 17:36:49] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:36:49] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:36:50] [INFO ] After 62ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-19 17:36:50] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:36:50] [INFO ] After 26ms SMT Verify possible using 42 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-19 17:36:50] [INFO ] After 36ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:36:50] [INFO ] After 142ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:36:50] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:36:50] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:36:50] [INFO ] After 24ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:36:50] [INFO ] After 13ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:36:50] [INFO ] After 21ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-19 17:36:50] [INFO ] After 88ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Incomplete random walk after 1000000 steps, including 224170 resets, run finished after 1080 ms. (steps per millisecond=925 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000001 steps, including 47421 resets, run finished after 392 ms. (steps per millisecond=2551 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 3293113 steps, run timeout after 3001 ms. (steps per millisecond=1097 ) properties seen :{}
Probabilistic random walk after 3293113 steps, saw 1379716 distinct states, run finished after 3001 ms. (steps per millisecond=1097 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-19 17:36:54] [INFO ] Invariant cache hit.
[2023-03-19 17:36:54] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:36:54] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:36:54] [INFO ] After 93ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:36:54] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:36:54] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:36:54] [INFO ] After 35ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:36:54] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:36:54] [INFO ] After 17ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:36:54] [INFO ] After 31ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 13 ms.
[2023-03-19 17:36:54] [INFO ] After 110ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 30 ms.
Support contains 2 out of 83 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 96/96 transitions.
Applied a total of 0 rules in 5 ms. Remains 83 /83 variables (removed 0) and now considering 96/96 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 6 ms. Remains : 83/83 places, 96/96 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 83 /83 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2023-03-19 17:36:54] [INFO ] Invariant cache hit.
[2023-03-19 17:36:54] [INFO ] Implicit Places using invariants in 48 ms returned []
[2023-03-19 17:36:54] [INFO ] Invariant cache hit.
[2023-03-19 17:36:54] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:36:55] [INFO ] Implicit Places using invariants and state equation in 95 ms returned []
Implicit Place search using SMT with State Equation took 145 ms to find 0 implicit places.
[2023-03-19 17:36:55] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-19 17:36:55] [INFO ] Invariant cache hit.
[2023-03-19 17:36:55] [INFO ] Dead Transitions using invariants and state equation in 49 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 203 ms. Remains : 83/83 places, 96/96 transitions.
Incomplete random walk after 100000 steps, including 22348 resets, run finished after 103 ms. (steps per millisecond=970 ) properties (out of 2) seen :1
Running SMT prover for 1 properties.
[2023-03-19 17:36:55] [INFO ] Invariant cache hit.
[2023-03-19 17:36:55] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:36:55] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:36:55] [INFO ] After 32ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-19 17:36:55] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:36:55] [INFO ] After 15ms SMT Verify possible using 42 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-19 17:36:55] [INFO ] After 24ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:36:55] [INFO ] After 106ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:36:55] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:36:55] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:36:55] [INFO ] After 22ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:36:55] [INFO ] After 12ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:36:55] [INFO ] After 21ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-19 17:36:55] [INFO ] After 80ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1 )
Incomplete random walk after 10000 steps, including 2274 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 1033 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 3110582 steps, run timeout after 3001 ms. (steps per millisecond=1036 ) properties seen :{}
Probabilistic random walk after 3110582 steps, saw 1303309 distinct states, run finished after 3001 ms. (steps per millisecond=1036 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-19 17:36:58] [INFO ] Invariant cache hit.
[2023-03-19 17:36:58] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:36:58] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:36:58] [INFO ] After 20ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-19 17:36:58] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:36:58] [INFO ] After 12ms SMT Verify possible using 42 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:36:58] [INFO ] After 75ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:36:58] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:36:58] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:36:58] [INFO ] After 20ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:36:58] [INFO ] After 11ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:36:58] [INFO ] After 19ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-19 17:36:58] [INFO ] After 81ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 1 out of 83 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 83 /83 variables (removed 0) and now considering 96/96 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2 ms. Remains : 83/83 places, 96/96 transitions.
Incomplete random walk after 10000 steps, including 2247 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 982 resets, run finished after 7 ms. (steps per millisecond=1428 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 3198625 steps, run timeout after 3001 ms. (steps per millisecond=1065 ) properties seen :{}
Probabilistic random walk after 3198625 steps, saw 1340675 distinct states, run finished after 3001 ms. (steps per millisecond=1065 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-19 17:37:01] [INFO ] Invariant cache hit.
[2023-03-19 17:37:01] [INFO ] [Real]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-03-19 17:37:01] [INFO ] [Real]Absence check using 2 positive and 2 generalized place invariants in 0 ms returned sat
[2023-03-19 17:37:01] [INFO ] After 20ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-19 17:37:01] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:37:01] [INFO ] After 11ms SMT Verify possible using 42 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:37:01] [INFO ] After 54ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:37:01] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:37:01] [INFO ] [Nat]Absence check using 2 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:37:01] [INFO ] After 27ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:37:01] [INFO ] After 11ms SMT Verify possible using 42 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:37:01] [INFO ] After 17ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-19 17:37:01] [INFO ] After 71ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 1 out of 83 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 96/96 transitions.
Applied a total of 0 rules in 2 ms. Remains 83 /83 variables (removed 0) and now considering 96/96 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2 ms. Remains : 83/83 places, 96/96 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 96/96 transitions.
Applied a total of 0 rules in 1 ms. Remains 83 /83 variables (removed 0) and now considering 96/96 (removed 0) transitions.
[2023-03-19 17:37:01] [INFO ] Invariant cache hit.
[2023-03-19 17:37:01] [INFO ] Implicit Places using invariants in 37 ms returned []
[2023-03-19 17:37:01] [INFO ] Invariant cache hit.
[2023-03-19 17:37:01] [INFO ] State equation strengthened by 42 read => feed constraints.
[2023-03-19 17:37:01] [INFO ] Implicit Places using invariants and state equation in 99 ms returned []
Implicit Place search using SMT with State Equation took 138 ms to find 0 implicit places.
[2023-03-19 17:37:01] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-19 17:37:01] [INFO ] Invariant cache hit.
[2023-03-19 17:37:01] [INFO ] Dead Transitions using invariants and state equation in 41 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 199 ms. Remains : 83/83 places, 96/96 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 83 transition count 89
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 12 place count 78 transition count 89
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 13 Pre rules applied. Total rules applied 12 place count 78 transition count 76
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 2 with 26 rules applied. Total rules applied 38 place count 65 transition count 76
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 2 with 14 rules applied. Total rules applied 52 place count 58 transition count 69
Applied a total of 52 rules in 4 ms. Remains 58 /83 variables (removed 25) and now considering 69/96 (removed 27) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 69 rows 58 cols
[2023-03-19 17:37:01] [INFO ] Computed 5 place invariants in 1 ms
[2023-03-19 17:37:01] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:37:01] [INFO ] [Real]Absence check using 2 positive and 3 generalized place invariants in 1 ms returned sat
[2023-03-19 17:37:01] [INFO ] After 14ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-19 17:37:01] [INFO ] Deduced a trap composed of 32 places in 18 ms of which 0 ms to minimize.
[2023-03-19 17:37:01] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 23 ms
[2023-03-19 17:37:01] [INFO ] After 40ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:37:01] [INFO ] After 85ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:37:02] [INFO ] [Nat]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-03-19 17:37:02] [INFO ] [Nat]Absence check using 2 positive and 3 generalized place invariants in 1 ms returned sat
[2023-03-19 17:37:02] [INFO ] After 14ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:37:02] [INFO ] Deduced a trap composed of 32 places in 17 ms of which 1 ms to minimize.
[2023-03-19 17:37:02] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 22 ms
[2023-03-19 17:37:02] [INFO ] After 38ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-19 17:37:02] [INFO ] After 60ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 83 transition count 90
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 11 place count 78 transition count 90
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 13 Pre rules applied. Total rules applied 11 place count 78 transition count 77
Deduced a syphon composed of 13 places in 1 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 2 with 26 rules applied. Total rules applied 37 place count 65 transition count 77
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 2 with 14 rules applied. Total rules applied 51 place count 58 transition count 70
Applied a total of 51 rules in 5 ms. Remains 58 /83 variables (removed 25) and now considering 70/96 (removed 26) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 70 rows 58 cols
[2023-03-19 17:37:02] [INFO ] Computed 4 place invariants in 2 ms
[2023-03-19 17:37:02] [INFO ] [Real]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-19 17:37:02] [INFO ] [Real]Absence check using 3 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 17:37:02] [INFO ] After 44ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:37:02] [INFO ] [Nat]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-19 17:37:02] [INFO ] [Nat]Absence check using 3 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 17:37:02] [INFO ] After 17ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:37:02] [INFO ] After 24ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-03-19 17:37:02] [INFO ] After 50ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Starting structural reductions in LTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 164 transition count 255
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 164 transition count 255
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 63 place count 164 transition count 248
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 86 place count 141 transition count 225
Iterating global reduction 1 with 23 rules applied. Total rules applied 109 place count 141 transition count 225
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 125 place count 141 transition count 209
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 136 place count 130 transition count 192
Iterating global reduction 2 with 11 rules applied. Total rules applied 147 place count 130 transition count 192
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 154 place count 130 transition count 185
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 158 place count 126 transition count 181
Iterating global reduction 3 with 4 rules applied. Total rules applied 162 place count 126 transition count 181
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 165 place count 123 transition count 178
Iterating global reduction 3 with 3 rules applied. Total rules applied 168 place count 123 transition count 178
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 170 place count 121 transition count 175
Iterating global reduction 3 with 2 rules applied. Total rules applied 172 place count 121 transition count 175
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 174 place count 119 transition count 173
Iterating global reduction 3 with 2 rules applied. Total rules applied 176 place count 119 transition count 173
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 177 place count 118 transition count 172
Iterating global reduction 3 with 1 rules applied. Total rules applied 178 place count 118 transition count 172
Applied a total of 178 rules in 13 ms. Remains 118 /192 variables (removed 74) and now considering 172/434 (removed 262) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 118/192 places, 172/434 transitions.
[2023-03-19 17:37:02] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:37:02] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:37:02] [INFO ] Input system was already deterministic with 172 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 35 place count 157 transition count 215
Iterating global reduction 0 with 35 rules applied. Total rules applied 70 place count 157 transition count 215
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 75 place count 157 transition count 210
Discarding 30 places :
Symmetric choice reduction at 1 with 30 rule applications. Total rules 105 place count 127 transition count 180
Iterating global reduction 1 with 30 rules applied. Total rules applied 135 place count 127 transition count 180
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 153 place count 127 transition count 162
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 170 place count 110 transition count 142
Iterating global reduction 2 with 17 rules applied. Total rules applied 187 place count 110 transition count 142
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 2 with 12 rules applied. Total rules applied 199 place count 110 transition count 130
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 205 place count 104 transition count 124
Iterating global reduction 3 with 6 rules applied. Total rules applied 211 place count 104 transition count 124
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 216 place count 99 transition count 119
Iterating global reduction 3 with 5 rules applied. Total rules applied 221 place count 99 transition count 119
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 224 place count 96 transition count 115
Iterating global reduction 3 with 3 rules applied. Total rules applied 227 place count 96 transition count 115
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 229 place count 96 transition count 113
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 232 place count 93 transition count 110
Iterating global reduction 4 with 3 rules applied. Total rules applied 235 place count 93 transition count 110
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 236 place count 92 transition count 109
Iterating global reduction 4 with 1 rules applied. Total rules applied 237 place count 92 transition count 109
Applied a total of 237 rules in 16 ms. Remains 92 /192 variables (removed 100) and now considering 109/434 (removed 325) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 92/192 places, 109/434 transitions.
[2023-03-19 17:37:02] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:37:02] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:37:02] [INFO ] Input system was already deterministic with 109 transitions.
Incomplete random walk after 10000 steps, including 2234 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 459 resets, run finished after 6 ms. (steps per millisecond=1666 ) properties (out of 1) seen :0
Finished probabilistic random walk after 3856 steps, run visited all 1 properties in 7 ms. (steps per millisecond=550 )
Probabilistic random walk after 3856 steps, saw 1737 distinct states, run finished after 8 ms. (steps per millisecond=482 ) properties seen :1
FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in LTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 36 place count 156 transition count 202
Iterating global reduction 0 with 36 rules applied. Total rules applied 72 place count 156 transition count 202
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 76 place count 156 transition count 198
Discarding 31 places :
Symmetric choice reduction at 1 with 31 rule applications. Total rules 107 place count 125 transition count 167
Iterating global reduction 1 with 31 rules applied. Total rules applied 138 place count 125 transition count 167
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 156 place count 125 transition count 149
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 174 place count 107 transition count 128
Iterating global reduction 2 with 18 rules applied. Total rules applied 192 place count 107 transition count 128
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 2 with 11 rules applied. Total rules applied 203 place count 107 transition count 117
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 210 place count 100 transition count 110
Iterating global reduction 3 with 7 rules applied. Total rules applied 217 place count 100 transition count 110
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 223 place count 94 transition count 104
Iterating global reduction 3 with 6 rules applied. Total rules applied 229 place count 94 transition count 104
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 233 place count 90 transition count 99
Iterating global reduction 3 with 4 rules applied. Total rules applied 237 place count 90 transition count 99
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 239 place count 90 transition count 97
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 243 place count 86 transition count 93
Iterating global reduction 4 with 4 rules applied. Total rules applied 247 place count 86 transition count 93
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 248 place count 85 transition count 92
Iterating global reduction 4 with 1 rules applied. Total rules applied 249 place count 85 transition count 92
Applied a total of 249 rules in 7 ms. Remains 85 /192 variables (removed 107) and now considering 92/434 (removed 342) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 85/192 places, 92/434 transitions.
[2023-03-19 17:37:02] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:37:02] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:37:02] [INFO ] Input system was already deterministic with 92 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 192/192 places, 434/434 transitions.
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 35 place count 157 transition count 224
Iterating global reduction 0 with 35 rules applied. Total rules applied 70 place count 157 transition count 224
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 76 place count 157 transition count 218
Discarding 30 places :
Symmetric choice reduction at 1 with 30 rule applications. Total rules 106 place count 127 transition count 188
Iterating global reduction 1 with 30 rules applied. Total rules applied 136 place count 127 transition count 188
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 152 place count 127 transition count 172
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 169 place count 110 transition count 152
Iterating global reduction 2 with 17 rules applied. Total rules applied 186 place count 110 transition count 152
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 2 with 14 rules applied. Total rules applied 200 place count 110 transition count 138
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 205 place count 105 transition count 133
Iterating global reduction 3 with 5 rules applied. Total rules applied 210 place count 105 transition count 133
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 214 place count 101 transition count 129
Iterating global reduction 3 with 4 rules applied. Total rules applied 218 place count 101 transition count 129
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 221 place count 98 transition count 125
Iterating global reduction 3 with 3 rules applied. Total rules applied 224 place count 98 transition count 125
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 227 place count 95 transition count 122
Iterating global reduction 3 with 3 rules applied. Total rules applied 230 place count 95 transition count 122
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 232 place count 93 transition count 119
Iterating global reduction 3 with 2 rules applied. Total rules applied 234 place count 93 transition count 119
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 235 place count 92 transition count 118
Iterating global reduction 3 with 1 rules applied. Total rules applied 236 place count 92 transition count 118
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 237 place count 91 transition count 117
Iterating global reduction 3 with 1 rules applied. Total rules applied 238 place count 91 transition count 117
Applied a total of 238 rules in 19 ms. Remains 91 /192 variables (removed 101) and now considering 117/434 (removed 317) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 91/192 places, 117/434 transitions.
[2023-03-19 17:37:02] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:37:02] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:37:02] [INFO ] Input system was already deterministic with 117 transitions.
[2023-03-19 17:37:02] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:37:02] [INFO ] Flatten gal took : 15 ms
[2023-03-19 17:37:02] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-19 17:37:02] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 192 places, 434 transitions and 1718 arcs took 4 ms.
Total runtime 62150 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SieveSingleMsgMbox-PT-d1m64
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/378
CTLFireability

FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393340 kB
MemFree: 13368080 kB
After kill :
MemTotal: 16393340 kB
MemFree: 16233360 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/378/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/378/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/378/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 7 (type EXCL) for 0 SieveSingleMsgMbox-PT-d1m64-CTLFireability-00
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 7 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-00
lola: result : false
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 3 (type EXCL) for 0 SieveSingleMsgMbox-PT-d1m64-CTLFireability-00
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 57 (type FNDP) for 42 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 42 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: time limit : 32000000 sec
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SRCH) for 42 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 63 (type SRCH) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type FNDP) for 26 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/378/CTLFireability-58.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 1 0 4 0 0 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 5/240 5/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-00 741259 m, 148251 m/sec, 964004 t fired, .
57 EF FNDP 5/1800 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 713196 t fired, 98707 attempts, .
58 EF STEQ 5/1800 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 5/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 760437 t fired, 105264 attempts, .

Time elapsed: 5 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 1 0 4 0 0 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 10/240 11/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-00 1842528 m, 220253 m/sec, 2428037 t fired, .
57 EF FNDP 10/1795 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 1622490 t fired, 224867 attempts, .
58 EF STEQ 10/1795 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 10/3595 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 1675450 t fired, 232100 attempts, .

Time elapsed: 10 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 1 0 4 0 0 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 15/240 17/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-00 2979446 m, 227383 m/sec, 3939568 t fired, .
57 EF FNDP 15/1790 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 2560409 t fired, 354693 attempts, .
58 EF STEQ 15/1790 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 15/3590 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 2634125 t fired, 365125 attempts, .

Time elapsed: 15 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 1 0 4 0 0 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 20/240 23/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-00 4039154 m, 211941 m/sec, 5369320 t fired, .
57 EF FNDP 20/1785 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 3445863 t fired, 477073 attempts, .
58 EF STEQ 20/1785 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 20/3585 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 3538895 t fired, 490403 attempts, .

Time elapsed: 20 secs. Pages in use: 23
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 1 0 4 0 0 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 CTL EXCL 25/240 29/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-00 5113882 m, 214945 m/sec, 6780650 t fired, .
57 EF FNDP 25/1780 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 4344129 t fired, 601533 attempts, .
58 EF STEQ 25/1780 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 25/3580 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 4481550 t fired, 621081 attempts, .

Time elapsed: 25 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 14
lola: CANCELED task # 3 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 30/1775 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 5248314 t fired, 726656 attempts, .
58 EF STEQ 30/1775 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 30/3575 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 5414099 t fired, 750251 attempts, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: LAUNCH task # 49 (type EXCL) for 48 SieveSingleMsgMbox-PT-d1m64-CTLFireability-14
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-14
lola: result : false
lola: markings : 1462
lola: fired transitions : 1805
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12
lola: time limit : 274 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/274 3/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 551482 m, 110296 m/sec, 1254359 t fired, .
57 EF FNDP 35/1770 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 6154637 t fired, 852102 attempts, .
58 EF STEQ 35/1770 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 35/3570 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 6327340 t fired, 876657 attempts, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/274 7/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 1136435 m, 116990 m/sec, 2606666 t fired, .
57 EF FNDP 40/1765 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 7087147 t fired, 981257 attempts, .
58 EF STEQ 40/1765 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 40/3565 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 7279505 t fired, 1008653 attempts, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/274 10/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 1694064 m, 111525 m/sec, 3925722 t fired, .
57 EF FNDP 45/1760 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 7990477 t fired, 1106530 attempts, .
58 EF STEQ 45/1760 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 45/3560 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 8199204 t fired, 1135905 attempts, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/274 13/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 2277168 m, 116620 m/sec, 5263544 t fired, .
57 EF FNDP 50/1755 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 8927478 t fired, 1236388 attempts, .
58 EF STEQ 50/1755 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 50/3555 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 9117579 t fired, 1262940 attempts, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/274 16/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 2836023 m, 111771 m/sec, 6575205 t fired, .
57 EF FNDP 55/1750 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 9840962 t fired, 1363173 attempts, .
58 EF STEQ 55/1750 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 55/3550 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 10033400 t fired, 1389351 attempts, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 30/274 19/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 3423595 m, 117514 m/sec, 7990229 t fired, .
57 EF FNDP 60/1745 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 10807773 t fired, 1497118 attempts, .
58 EF STEQ 60/1745 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 60/3545 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 10970996 t fired, 1519567 attempts, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 35/274 23/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 4025824 m, 120445 m/sec, 9375552 t fired, .
57 EF FNDP 65/1740 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 11768198 t fired, 1629896 attempts, .
58 EF STEQ 65/1740 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 65/3540 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 11952959 t fired, 1655440 attempts, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 40/274 26/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 4620217 m, 118878 m/sec, 10756165 t fired, .
57 EF FNDP 70/1735 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 12725501 t fired, 1762682 attempts, .
58 EF STEQ 70/1735 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 70/3535 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 12941287 t fired, 1791847 attempts, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 45/274 29/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 5158857 m, 107728 m/sec, 11999431 t fired, .
57 EF FNDP 75/1730 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 13611366 t fired, 1885099 attempts, .
58 EF STEQ 75/1730 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 75/3530 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 13847015 t fired, 1917567 attempts, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 50/274 32/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 5704719 m, 109172 m/sec, 13318795 t fired, .
57 EF FNDP 80/1725 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 14510423 t fired, 2009638 attempts, .
58 EF STEQ 80/1725 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 80/3525 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 14772102 t fired, 2045365 attempts, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: CANCELED task # 46 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 85/1720 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 15469462 t fired, 2142455 attempts, .
58 EF STEQ 85/1720 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 85/3520 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 15717023 t fired, 2176165 attempts, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: LAUNCH task # 40 (type EXCL) for 39 SieveSingleMsgMbox-PT-d1m64-CTLFireability-10
lola: time limit : 292 sec
lola: memory limit: 32 pages
sara: warning, failure of lp_solve (at job 1819)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/292 7/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-10 1133201 m, 226640 m/sec, 1466172 t fired, .
57 EF FNDP 90/1715 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 16429801 t fired, 2275189 attempts, .
58 EF STEQ 90/1715 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 90/3515 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 16686479 t fired, 2310428 attempts, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/292 13/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-10 2305814 m, 234522 m/sec, 3024416 t fired, .
57 EF FNDP 95/1710 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 17385950 t fired, 2407689 attempts, .
58 EF STEQ 95/1710 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 95/3510 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 17679782 t fired, 2447868 attempts, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/292 20/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-10 3450155 m, 228868 m/sec, 4603356 t fired, .
57 EF FNDP 100/1705 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 18313754 t fired, 2535929 attempts, .
58 EF STEQ 100/1705 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 100/3505 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 18655543 t fired, 2582948 attempts, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/292 26/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-10 4623485 m, 234666 m/sec, 6139986 t fired, .
57 EF FNDP 105/1700 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 19277450 t fired, 2669545 attempts, .
58 EF STEQ 105/1700 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 105/3500 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 19646328 t fired, 2719907 attempts, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/292 32/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-10 5762310 m, 227765 m/sec, 7701120 t fired, .
57 EF FNDP 110/1695 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 20235987 t fired, 2802142 attempts, .
58 EF STEQ 110/1695 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 110/3495 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 20633442 t fired, 2856281 attempts, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: CANCELED task # 40 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 4 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 115/1690 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 21194076 t fired, 2934908 attempts, .
58 EF STEQ 115/1690 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF FNDP 115/3490 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 21625597 t fired, 2993580 attempts, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 14
lola: LAUNCH task # 37 (type EXCL) for 36 SieveSingleMsgMbox-PT-d1m64-CTLFireability-09
lola: time limit : 316 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-09
lola: result : false
lola: markings : 32
lola: fired transitions : 39
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 SieveSingleMsgMbox-PT-d1m64-CTLFireability-06
lola: time limit : 348 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-06
lola: result : true
lola: markings : 8
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 20 SieveSingleMsgMbox-PT-d1m64-CTLFireability-05
lola: time limit : 387 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-05
lola: result : true
lola: markings : 1462
lola: fired transitions : 2749
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 14 SieveSingleMsgMbox-PT-d1m64-CTLFireability-03
lola: time limit : 435 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-03
lola: result : false
lola: markings : 8
lola: fired transitions : 30
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 12 (type EXCL) for 11 SieveSingleMsgMbox-PT-d1m64-CTLFireability-01
lola: time limit : 497 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-01
lola: result : true
lola: markings : 8
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 66 (type EXCL) for 26 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07
lola: time limit : 580 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-07
lola: result : true
lola: markings : 109
lola: fired transitions : 108
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 64 (type FNDP) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 (obsolete)
lola: LAUNCH task # 59 (type EXCL) for 42 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: time limit : 697 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type FNDP) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-07
lola: result : unknown
lola: fired transitions : 21631747
lola: tried executions : 2994423
lola: time used : 115.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 1 0 0 4 0 0 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 3 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 120/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 22268128 t fired, 3083610 attempts, .
58 EF STEQ 120/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
59 EF EXCL 5/697 5/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 1026795 m, 205359 m/sec, 1248615 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 1 0 0 4 0 0 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 3 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 125/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 23346714 t fired, 3232504 attempts, .
58 EF STEQ 125/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
59 EF EXCL 10/697 10/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 2018983 m, 198437 m/sec, 2463707 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 1 0 0 4 0 0 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 3 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 130/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 24336665 t fired, 3369353 attempts, .
58 EF STEQ 130/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
59 EF EXCL 15/697 15/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 2956895 m, 187582 m/sec, 3625982 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 1 0 0 4 0 0 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 3 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 135/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 25374774 t fired, 3512900 attempts, .
58 EF STEQ 135/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
59 EF EXCL 20/697 19/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 3855112 m, 179643 m/sec, 4725973 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 1 0 0 4 0 0 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 3 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 140/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 26419624 t fired, 3657357 attempts, .
58 EF STEQ 140/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
59 EF EXCL 25/697 24/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 4843409 m, 197659 m/sec, 5941509 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 1 0 0 4 0 0 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 3 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 145/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 27490798 t fired, 3805775 attempts, .
58 EF STEQ 145/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
59 EF EXCL 30/697 28/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 5817578 m, 194833 m/sec, 7145143 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 59 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 1 0 0 4 0 0 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 150/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 28512802 t fired, 3947502 attempts, .
58 EF STEQ 150/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 29 (type EXCL) for 26 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07
lola: time limit : 862 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 1 0 4 0 0 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 AGEF EXCL 5/862 6/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 1017614 m, 203522 m/sec, 1305989 t fired, .
57 EF FNDP 155/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 29528645 t fired, 4088087 attempts, .
58 EF STEQ 155/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 1 0 4 0 0 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 AGEF EXCL 10/862 11/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 2059052 m, 208287 m/sec, 2674639 t fired, .
57 EF FNDP 160/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 30515452 t fired, 4224663 attempts, .
58 EF STEQ 160/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 1 0 4 0 0 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 AGEF EXCL 15/862 16/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 3088725 m, 205934 m/sec, 4031532 t fired, .
57 EF FNDP 165/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 31576703 t fired, 4371642 attempts, .
58 EF STEQ 165/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 1 0 4 0 0 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 AGEF EXCL 20/862 22/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 4153527 m, 212960 m/sec, 5443548 t fired, .
57 EF FNDP 170/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 32582104 t fired, 4510933 attempts, .
58 EF STEQ 170/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 1 0 4 0 0 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 AGEF EXCL 25/862 27/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 5200029 m, 209300 m/sec, 6795381 t fired, .
57 EF FNDP 175/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 33572661 t fired, 4648136 attempts, .
58 EF STEQ 175/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: CANCELED task # 29 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 180/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 34656609 t fired, 4798021 attempts, .
58 EF STEQ 180/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 14
lola: LAUNCH task # 52 (type EXCL) for 51 SieveSingleMsgMbox-PT-d1m64-CTLFireability-15
lola: time limit : 1140 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-15
lola: result : false
lola: markings : 8
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 SieveSingleMsgMbox-PT-d1m64-CTLFireability-08
lola: time limit : 1710 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-08
lola: result : true
lola: markings : 8
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 17 SieveSingleMsgMbox-PT-d1m64-CTLFireability-04
lola: time limit : 3420 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-04
lola: result : true
lola: markings : 853
lola: fired transitions : 1024
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 185/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 35740455 t fired, 4948084 attempts, .
58 EF STEQ 185/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 190/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 36724195 t fired, 5084451 attempts, .
58 EF STEQ 190/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 195/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 37800315 t fired, 5233055 attempts, .
58 EF STEQ 195/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 200/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 38883058 t fired, 5383032 attempts, .
58 EF STEQ 200/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 205/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 39963347 t fired, 5532454 attempts, .
58 EF STEQ 205/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 210/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 41042033 t fired, 5681240 attempts, .
58 EF STEQ 210/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 215/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 42122375 t fired, 5830787 attempts, .
58 EF STEQ 215/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 220/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 43136150 t fired, 5971278 attempts, .
58 EF STEQ 220/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 225/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 44219768 t fired, 6121143 attempts, .
58 EF STEQ 225/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 230/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 45304496 t fired, 6271135 attempts, .
58 EF STEQ 230/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 235/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 46389016 t fired, 6421416 attempts, .
58 EF STEQ 235/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 240/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 47473097 t fired, 6571389 attempts, .
58 EF STEQ 240/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 245/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 48558713 t fired, 6721409 attempts, .
58 EF STEQ 245/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 250/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 49642892 t fired, 6871192 attempts, .
58 EF STEQ 250/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 255/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 50724246 t fired, 7021181 attempts, .
58 EF STEQ 255/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 260/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 51807482 t fired, 7171145 attempts, .
58 EF STEQ 260/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 265/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 52888748 t fired, 7320849 attempts, .
58 EF STEQ 265/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 270/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 53972966 t fired, 7471166 attempts, .
58 EF STEQ 270/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 275/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 55055637 t fired, 7621022 attempts, .
58 EF STEQ 275/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 280/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 56137153 t fired, 7770629 attempts, .
58 EF STEQ 280/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 285/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 57217789 t fired, 7919894 attempts, .
58 EF STEQ 285/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 290/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 58300133 t fired, 8069679 attempts, .
58 EF STEQ 290/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 295/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 59383314 t fired, 8219345 attempts, .
58 EF STEQ 295/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 300/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 60467452 t fired, 8369322 attempts, .
58 EF STEQ 300/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 305/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 61549568 t fired, 8519020 attempts, .
58 EF STEQ 305/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 310/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 62630829 t fired, 8668596 attempts, .
58 EF STEQ 310/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 315/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 63712283 t fired, 8817972 attempts, .
58 EF STEQ 315/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 320/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 64794704 t fired, 8967908 attempts, .
58 EF STEQ 320/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 325/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 65876064 t fired, 9117619 attempts, .
58 EF STEQ 325/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 330/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 66957128 t fired, 9266899 attempts, .
58 EF STEQ 330/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 335/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 67926387 t fired, 9400912 attempts, .
58 EF STEQ 335/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 340/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 68934998 t fired, 9540715 attempts, .
58 EF STEQ 340/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 345/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 70017085 t fired, 9690477 attempts, .
58 EF STEQ 345/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 350/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 71098004 t fired, 9840100 attempts, .
58 EF STEQ 350/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 355/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 72075535 t fired, 9975498 attempts, .
58 EF STEQ 355/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 360/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 73083568 t fired, 10115249 attempts, .
58 EF STEQ 360/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 365/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 74162004 t fired, 10264533 attempts, .
58 EF STEQ 365/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 370/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 75239341 t fired, 10413746 attempts, .
58 EF STEQ 370/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 375/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 76321380 t fired, 10563257 attempts, .
58 EF STEQ 375/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 380/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 77402612 t fired, 10712901 attempts, .
58 EF STEQ 380/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 385/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 78484573 t fired, 10863038 attempts, .
58 EF STEQ 385/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 390/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 79564150 t fired, 11012769 attempts, .
58 EF STEQ 390/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 395/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 80640855 t fired, 11161899 attempts, .
58 EF STEQ 395/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 400/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 81650297 t fired, 11301950 attempts, .
58 EF STEQ 400/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 405/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 82689864 t fired, 11445753 attempts, .
58 EF STEQ 405/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 410/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 83699691 t fired, 11585524 attempts, .
58 EF STEQ 410/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 415/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 84766312 t fired, 11733149 attempts, .
58 EF STEQ 415/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 420/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 85753250 t fired, 11869903 attempts, .
58 EF STEQ 420/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 425/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 86790031 t fired, 12013482 attempts, .
58 EF STEQ 425/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 430/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 87852713 t fired, 12159975 attempts, .
58 EF STEQ 430/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 435/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 88931564 t fired, 12309568 attempts, .
58 EF STEQ 435/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 440/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 90013322 t fired, 12459331 attempts, .
58 EF STEQ 440/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 445/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 91041042 t fired, 12601566 attempts, .
58 EF STEQ 445/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 450/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 92082198 t fired, 12745713 attempts, .
58 EF STEQ 450/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 455/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 93085600 t fired, 12884515 attempts, .
58 EF STEQ 455/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 460/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 94160343 t fired, 13033122 attempts, .
58 EF STEQ 460/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 465/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 95234603 t fired, 13181831 attempts, .
58 EF STEQ 465/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 470/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 96185591 t fired, 13313358 attempts, .
58 EF STEQ 470/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 475/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 97178602 t fired, 13450859 attempts, .
58 EF STEQ 475/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 480/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 98223077 t fired, 13595414 attempts, .
58 EF STEQ 480/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 485/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 99301308 t fired, 13744413 attempts, .
58 EF STEQ 485/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 490/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 100310615 t fired, 13884088 attempts, .
58 EF STEQ 490/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 495/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 101339591 t fired, 14026777 attempts, .
58 EF STEQ 495/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 500/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 102414740 t fired, 14176082 attempts, .
58 EF STEQ 500/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 505/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 103441058 t fired, 14318573 attempts, .
58 EF STEQ 505/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 510/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 104423704 t fired, 14454987 attempts, .
58 EF STEQ 510/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 515/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 105410299 t fired, 14591359 attempts, .
58 EF STEQ 515/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 515 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 520/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 106488810 t fired, 14740376 attempts, .
58 EF STEQ 520/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 520 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 525/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 107569950 t fired, 14889800 attempts, .
58 EF STEQ 525/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 525 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 530/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 108652205 t fired, 15039858 attempts, .
58 EF STEQ 530/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 530 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 535/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 109731728 t fired, 15189272 attempts, .
58 EF STEQ 535/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 535 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 540/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 110791434 t fired, 15336171 attempts, .
58 EF STEQ 540/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 540 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 545/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 111816748 t fired, 15477803 attempts, .
58 EF STEQ 545/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 545 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 550/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 112838350 t fired, 15619016 attempts, .
58 EF STEQ 550/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 550 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 555/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 113918091 t fired, 15767931 attempts, .
58 EF STEQ 555/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 555 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 560/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 114998671 t fired, 15917357 attempts, .
58 EF STEQ 560/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 560 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 565/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 116010622 t fired, 16056938 attempts, .
58 EF STEQ 565/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 565 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 570/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 117056575 t fired, 16201658 attempts, .
58 EF STEQ 570/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 570 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 575/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 118101869 t fired, 16346084 attempts, .
58 EF STEQ 575/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 575 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 580/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 119185193 t fired, 16496274 attempts, .
58 EF STEQ 580/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 580 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 585/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 120268622 t fired, 16645838 attempts, .
58 EF STEQ 585/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 585 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 590/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 121352977 t fired, 16795928 attempts, .
58 EF STEQ 590/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 590 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 595/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 122436850 t fired, 16946117 attempts, .
58 EF STEQ 595/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 595 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 600/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 123496554 t fired, 17092966 attempts, .
58 EF STEQ 600/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 600 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 605/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 124488471 t fired, 17230157 attempts, .
58 EF STEQ 605/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 605 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 611/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 125465809 t fired, 17365439 attempts, .
58 EF STEQ 611/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 611 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 616/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 126462958 t fired, 17503700 attempts, .
58 EF STEQ 616/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 616 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 621/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 127483211 t fired, 17645136 attempts, .
58 EF STEQ 621/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 621 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 626/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 128460249 t fired, 17780272 attempts, .
58 EF STEQ 626/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 626 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 631/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 129448371 t fired, 17916822 attempts, .
58 EF STEQ 631/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 631 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 636/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 130431221 t fired, 18052940 attempts, .
58 EF STEQ 636/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 636 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 641/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 131455629 t fired, 18194767 attempts, .
58 EF STEQ 641/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 641 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 646/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 132480835 t fired, 18336594 attempts, .
58 EF STEQ 646/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 646 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 651/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 133550281 t fired, 18484702 attempts, .
58 EF STEQ 651/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 651 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 656/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 134611343 t fired, 18631533 attempts, .
58 EF STEQ 656/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 656 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 661/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 135625093 t fired, 18771782 attempts, .
58 EF STEQ 661/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 661 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 666/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 136604926 t fired, 18907420 attempts, .
58 EF STEQ 666/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 666 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 671/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 137637449 t fired, 19050372 attempts, .
58 EF STEQ 671/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 671 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 676/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 138705332 t fired, 19198659 attempts, .
58 EF STEQ 676/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 676 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 681/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 139788037 t fired, 19348462 attempts, .
58 EF STEQ 681/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 681 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 686/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 140871612 t fired, 19498748 attempts, .
58 EF STEQ 686/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 686 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 691/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 141955464 t fired, 19649097 attempts, .
58 EF STEQ 691/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 691 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 696/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 143038507 t fired, 19799121 attempts, .
58 EF STEQ 696/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 696 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 701/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 144052397 t fired, 19939753 attempts, .
58 EF STEQ 701/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 701 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 706/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 145081100 t fired, 20082221 attempts, .
58 EF STEQ 706/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 706 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 711/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 146070287 t fired, 20219420 attempts, .
58 EF STEQ 711/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 711 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 716/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 147123239 t fired, 20365525 attempts, .
58 EF STEQ 716/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 716 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 721/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 148205564 t fired, 20514994 attempts, .
58 EF STEQ 721/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 721 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 726/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 149266557 t fired, 20662137 attempts, .
58 EF STEQ 726/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 726 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 731/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 150307246 t fired, 20806128 attempts, .
58 EF STEQ 731/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 731 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 736/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 151341162 t fired, 20949159 attempts, .
58 EF STEQ 736/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 736 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 741/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 152322210 t fired, 21084863 attempts, .
58 EF STEQ 741/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 741 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 746/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 153292523 t fired, 21219103 attempts, .
58 EF STEQ 746/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 746 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 751/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 154256581 t fired, 21352480 attempts, .
58 EF STEQ 751/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 751 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 756/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 155243094 t fired, 21489016 attempts, .
58 EF STEQ 756/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 756 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 761/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 156211713 t fired, 21622918 attempts, .
58 EF STEQ 761/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 761 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 766/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 157161578 t fired, 21754285 attempts, .
58 EF STEQ 766/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 766 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 771/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 158093832 t fired, 21883275 attempts, .
58 EF STEQ 771/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 771 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 776/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 159068947 t fired, 22018066 attempts, .
58 EF STEQ 776/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 776 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 781/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 160048062 t fired, 22153536 attempts, .
58 EF STEQ 781/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 781 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 786/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 161127325 t fired, 22303162 attempts, .
58 EF STEQ 786/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 786 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 791/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 162210796 t fired, 22453415 attempts, .
58 EF STEQ 791/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 791 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 796/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 163294704 t fired, 22603359 attempts, .
58 EF STEQ 796/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 796 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 801/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 164227898 t fired, 22732389 attempts, .
58 EF STEQ 801/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 801 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 806/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 165177624 t fired, 22864060 attempts, .
58 EF STEQ 806/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 806 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 811/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 166153526 t fired, 22999297 attempts, .
58 EF STEQ 811/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 811 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 816/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 167104544 t fired, 23130994 attempts, .
58 EF STEQ 816/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 816 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 821/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 168066854 t fired, 23264240 attempts, .
58 EF STEQ 821/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 821 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 826/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 169048854 t fired, 23400212 attempts, .
58 EF STEQ 826/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 826 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 831/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 170031130 t fired, 23536356 attempts, .
58 EF STEQ 831/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 831 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 836/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 170976112 t fired, 23667311 attempts, .
58 EF STEQ 836/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 836 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 841/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 171922695 t fired, 23798097 attempts, .
58 EF STEQ 841/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 841 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 846/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 172867724 t fired, 23928627 attempts, .
58 EF STEQ 846/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 846 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 851/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 173808469 t fired, 24058860 attempts, .
58 EF STEQ 851/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 851 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 856/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 174762715 t fired, 24191053 attempts, .
58 EF STEQ 856/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 856 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 861/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 175724323 t fired, 24323821 attempts, .
58 EF STEQ 861/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 861 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 866/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 176701285 t fired, 24458958 attempts, .
58 EF STEQ 866/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 866 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 871/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 177724793 t fired, 24600900 attempts, .
58 EF STEQ 871/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 871 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 876/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 178669765 t fired, 24731933 attempts, .
58 EF STEQ 876/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 876 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 881/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 179683592 t fired, 24872272 attempts, .
58 EF STEQ 881/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 881 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 886/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 180678204 t fired, 25010374 attempts, .
58 EF STEQ 886/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 886 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 891/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 181747149 t fired, 25158039 attempts, .
58 EF STEQ 891/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 891 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 896/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 182775869 t fired, 25300354 attempts, .
58 EF STEQ 896/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 896 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 901/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 183759282 t fired, 25436365 attempts, .
58 EF STEQ 901/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 901 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 906/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 184766152 t fired, 25575990 attempts, .
58 EF STEQ 906/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 906 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 911/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 185750329 t fired, 25712608 attempts, .
58 EF STEQ 911/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 911 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 916/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 186743313 t fired, 25849973 attempts, .
58 EF STEQ 916/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 916 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 921/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 187795886 t fired, 25995910 attempts, .
58 EF STEQ 921/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 921 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 926/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 188810202 t fired, 26136516 attempts, .
58 EF STEQ 926/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 926 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 931/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 189803517 t fired, 26274272 attempts, .
58 EF STEQ 931/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 931 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 936/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 190790494 t fired, 26411123 attempts, .
58 EF STEQ 936/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 936 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 941/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 191855724 t fired, 26558609 attempts, .
58 EF STEQ 941/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 941 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 946/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 192924447 t fired, 26706702 attempts, .
58 EF STEQ 946/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 946 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 951/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 193997581 t fired, 26855296 attempts, .
58 EF STEQ 951/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 951 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 956/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 195017155 t fired, 26996374 attempts, .
58 EF STEQ 956/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 956 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 961/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 196003245 t fired, 27132788 attempts, .
58 EF STEQ 961/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 961 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 966/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 196994833 t fired, 27270047 attempts, .
58 EF STEQ 966/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 966 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 971/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 198070653 t fired, 27418605 attempts, .
58 EF STEQ 971/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 971 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 976/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 199152354 t fired, 27568029 attempts, .
58 EF STEQ 976/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 976 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 981/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 200231365 t fired, 27717582 attempts, .
58 EF STEQ 981/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 981 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 986/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 201311186 t fired, 27867015 attempts, .
58 EF STEQ 986/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 986 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 991/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 202392186 t fired, 28016953 attempts, .
58 EF STEQ 991/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 991 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 996/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 203473715 t fired, 28166563 attempts, .
58 EF STEQ 996/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 996 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1001/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 204546360 t fired, 28314692 attempts, .
58 EF STEQ 1001/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1006/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 205614496 t fired, 28462767 attempts, .
58 EF STEQ 1006/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1011/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 206697803 t fired, 28612863 attempts, .
58 EF STEQ 1011/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1016/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 207778311 t fired, 28762331 attempts, .
58 EF STEQ 1016/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1021/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 208838830 t fired, 28909274 attempts, .
58 EF STEQ 1021/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1026/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 209886536 t fired, 29054224 attempts, .
58 EF STEQ 1026/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1031/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 210970509 t fired, 29204190 attempts, .
58 EF STEQ 1031/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1036/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 212054966 t fired, 29354482 attempts, .
58 EF STEQ 1036/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1041/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 213138894 t fired, 29504447 attempts, .
58 EF STEQ 1041/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1046/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 214202054 t fired, 29651907 attempts, .
58 EF STEQ 1046/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1051/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 215249640 t fired, 29796860 attempts, .
58 EF STEQ 1051/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1056/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 216314031 t fired, 29944118 attempts, .
58 EF STEQ 1056/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1061/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 217395488 t fired, 30094195 attempts, .
58 EF STEQ 1061/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1066/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 218469273 t fired, 30242913 attempts, .
58 EF STEQ 1066/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1071/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 219545121 t fired, 30391878 attempts, .
58 EF STEQ 1071/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1076/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 220629448 t fired, 30542112 attempts, .
58 EF STEQ 1076/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1081/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 221713723 t fired, 30692294 attempts, .
58 EF STEQ 1081/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1086/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 222797287 t fired, 30841913 attempts, .
58 EF STEQ 1086/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1091/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 223881515 t fired, 30991821 attempts, .
58 EF STEQ 1091/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1096/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 224965483 t fired, 31141885 attempts, .
58 EF STEQ 1096/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1101/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 226050446 t fired, 31292262 attempts, .
58 EF STEQ 1101/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1106/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 227135219 t fired, 31442587 attempts, .
58 EF STEQ 1106/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1111/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 228221264 t fired, 31592937 attempts, .
58 EF STEQ 1111/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1116/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 229306399 t fired, 31743663 attempts, .
58 EF STEQ 1116/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1121/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 230390761 t fired, 31893618 attempts, .
58 EF STEQ 1121/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1126/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 231476892 t fired, 32043794 attempts, .
58 EF STEQ 1126/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1131/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 232561309 t fired, 32194245 attempts, .
58 EF STEQ 1131/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1136/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 233645521 t fired, 32344192 attempts, .
58 EF STEQ 1136/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1141/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 234731191 t fired, 32494329 attempts, .
58 EF STEQ 1141/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1146/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 235813948 t fired, 32644040 attempts, .
58 EF STEQ 1146/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1151/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 236897892 t fired, 32794127 attempts, .
58 EF STEQ 1151/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1156/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 237916999 t fired, 32935393 attempts, .
58 EF STEQ 1156/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1161/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 239002000 t fired, 33085743 attempts, .
58 EF STEQ 1161/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1166/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 240087524 t fired, 33236217 attempts, .
58 EF STEQ 1166/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1171/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 241169207 t fired, 33385688 attempts, .
58 EF STEQ 1171/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1176/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 242251323 t fired, 33535278 attempts, .
58 EF STEQ 1176/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1181/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 243333005 t fired, 33684620 attempts, .
58 EF STEQ 1181/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1186/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 244415406 t fired, 33834270 attempts, .
58 EF STEQ 1186/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1191/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 245432274 t fired, 33975214 attempts, .
58 EF STEQ 1191/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1196/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 246513252 t fired, 34124675 attempts, .
58 EF STEQ 1196/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1201/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 247596542 t fired, 34274690 attempts, .
58 EF STEQ 1201/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1206/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 248679791 t fired, 34424389 attempts, .
58 EF STEQ 1206/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1211/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 249762005 t fired, 34574261 attempts, .
58 EF STEQ 1211/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1216/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 250842495 t fired, 34724324 attempts, .
58 EF STEQ 1216/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1221/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 251921663 t fired, 34873275 attempts, .
58 EF STEQ 1221/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1226/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 252996955 t fired, 35022044 attempts, .
58 EF STEQ 1226/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1231/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 254077441 t fired, 35171625 attempts, .
58 EF STEQ 1231/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1236/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 255158847 t fired, 35321263 attempts, .
58 EF STEQ 1236/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1241/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 256237228 t fired, 35470547 attempts, .
58 EF STEQ 1241/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1246/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 257316116 t fired, 35619879 attempts, .
58 EF STEQ 1246/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1251/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 258392167 t fired, 35768812 attempts, .
58 EF STEQ 1251/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1256/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 259464734 t fired, 35917308 attempts, .
58 EF STEQ 1256/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1261/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 260538973 t fired, 36065850 attempts, .
58 EF STEQ 1261/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1266/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 261613745 t fired, 36214284 attempts, .
58 EF STEQ 1266/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1271/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 262689858 t fired, 36363205 attempts, .
58 EF STEQ 1271/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1276/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 263767630 t fired, 36512371 attempts, .
58 EF STEQ 1276/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1281/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 264843894 t fired, 36661391 attempts, .
58 EF STEQ 1281/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1286/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 265922936 t fired, 36810672 attempts, .
58 EF STEQ 1286/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1291/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 267002327 t fired, 36960094 attempts, .
58 EF STEQ 1291/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1296/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 268082364 t fired, 37109304 attempts, .
58 EF STEQ 1296/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1301/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 269159125 t fired, 37258240 attempts, .
58 EF STEQ 1301/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1306/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 270111998 t fired, 37390047 attempts, .
58 EF STEQ 1306/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1311/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 271108801 t fired, 37528169 attempts, .
58 EF STEQ 1311/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1316/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 272072678 t fired, 37661546 attempts, .
58 EF STEQ 1316/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1321/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 273120308 t fired, 37806216 attempts, .
58 EF STEQ 1321/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1326/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 274138492 t fired, 37947522 attempts, .
58 EF STEQ 1326/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1331/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 275136901 t fired, 38085973 attempts, .
58 EF STEQ 1331/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1336/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 276136982 t fired, 38224267 attempts, .
58 EF STEQ 1336/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1341/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 277140359 t fired, 38363015 attempts, .
58 EF STEQ 1341/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1346/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 278208861 t fired, 38511111 attempts, .
58 EF STEQ 1346/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1351/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 279282909 t fired, 38659752 attempts, .
58 EF STEQ 1351/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1356/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 280365853 t fired, 38809617 attempts, .
58 EF STEQ 1356/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1361/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 281450187 t fired, 38960152 attempts, .
58 EF STEQ 1361/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1366/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 282533350 t fired, 39110016 attempts, .
58 EF STEQ 1366/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1371/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 283616804 t fired, 39259835 attempts, .
58 EF STEQ 1371/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1376/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 284700244 t fired, 39409917 attempts, .
58 EF STEQ 1376/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1381/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 285782657 t fired, 39559611 attempts, .
58 EF STEQ 1381/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1386/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 286866424 t fired, 39709743 attempts, .
58 EF STEQ 1386/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1391/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 287947956 t fired, 39859135 attempts, .
58 EF STEQ 1391/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1396/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 289033015 t fired, 40009350 attempts, .
58 EF STEQ 1396/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1401/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 290006012 t fired, 40144251 attempts, .
58 EF STEQ 1401/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1406/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 291012209 t fired, 40283580 attempts, .
58 EF STEQ 1406/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1411/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 292074047 t fired, 40430534 attempts, .
58 EF STEQ 1411/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1416/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 293157581 t fired, 40580311 attempts, .
58 EF STEQ 1416/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1421/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 294231007 t fired, 40728728 attempts, .
58 EF STEQ 1421/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1426/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 295244524 t fired, 40868935 attempts, .
58 EF STEQ 1426/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1431/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 296264274 t fired, 41010258 attempts, .
58 EF STEQ 1431/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1436/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 297342880 t fired, 41159439 attempts, .
58 EF STEQ 1436/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1441/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 298422075 t fired, 41309141 attempts, .
58 EF STEQ 1441/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1446/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 299502658 t fired, 41458737 attempts, .
58 EF STEQ 1446/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1451/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 300584216 t fired, 41608341 attempts, .
58 EF STEQ 1451/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1456/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 301664346 t fired, 41757506 attempts, .
58 EF STEQ 1456/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1461/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 302748417 t fired, 41907663 attempts, .
58 EF STEQ 1461/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1466/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 303832314 t fired, 42057985 attempts, .
58 EF STEQ 1466/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1471/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 304918014 t fired, 42208251 attempts, .
58 EF STEQ 1471/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1476/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 305999594 t fired, 42358139 attempts, .
58 EF STEQ 1476/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1481/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 307084135 t fired, 42508317 attempts, .
58 EF STEQ 1481/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1486/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 308167480 t fired, 42659033 attempts, .
58 EF STEQ 1486/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1491/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 309248942 t fired, 42808725 attempts, .
58 EF STEQ 1491/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1496/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 310332804 t fired, 42958788 attempts, .
58 EF STEQ 1496/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1501/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 311415555 t fired, 43108534 attempts, .
58 EF STEQ 1501/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1506/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 312498599 t fired, 43258568 attempts, .
58 EF STEQ 1506/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1511/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 313582882 t fired, 43408621 attempts, .
58 EF STEQ 1511/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1516/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 314664647 t fired, 43558586 attempts, .
58 EF STEQ 1516/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1521/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 315706002 t fired, 43702975 attempts, .
58 EF STEQ 1521/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1526/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 316731191 t fired, 43844891 attempts, .
58 EF STEQ 1526/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1531/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 317749446 t fired, 43985718 attempts, .
58 EF STEQ 1531/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1536/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 318727930 t fired, 44121143 attempts, .
58 EF STEQ 1536/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1541/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 319700354 t fired, 44255324 attempts, .
58 EF STEQ 1541/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1546/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 320713594 t fired, 44395927 attempts, .
58 EF STEQ 1546/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1551/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 321792573 t fired, 44544929 attempts, .
58 EF STEQ 1551/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1556/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 322872657 t fired, 44694417 attempts, .
58 EF STEQ 1556/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1561/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 323956586 t fired, 44844616 attempts, .
58 EF STEQ 1561/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1566/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 324999494 t fired, 44988897 attempts, .
58 EF STEQ 1566/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1571/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 326026289 t fired, 45131136 attempts, .
58 EF STEQ 1571/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1576/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 327053204 t fired, 45273405 attempts, .
58 EF STEQ 1576/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1581/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 328128071 t fired, 45421989 attempts, .
58 EF STEQ 1581/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1586/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 329208688 t fired, 45571432 attempts, .
58 EF STEQ 1586/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1591/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 330289127 t fired, 45721080 attempts, .
58 EF STEQ 1591/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1596/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 331367352 t fired, 45870634 attempts, .
58 EF STEQ 1596/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1601/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 332446931 t fired, 46020292 attempts, .
58 EF STEQ 1601/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1606/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 333524832 t fired, 46169757 attempts, .
58 EF STEQ 1606/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1611/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 334606251 t fired, 46319285 attempts, .
58 EF STEQ 1611/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1616/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 335685707 t fired, 46468745 attempts, .
58 EF STEQ 1616/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1621/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 336767160 t fired, 46618320 attempts, .
58 EF STEQ 1621/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1626/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 337848198 t fired, 46767974 attempts, .
58 EF STEQ 1626/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1631/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 338929907 t fired, 46917736 attempts, .
58 EF STEQ 1631/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1636/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 340010817 t fired, 47067293 attempts, .
58 EF STEQ 1636/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1641/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 341090006 t fired, 47216886 attempts, .
58 EF STEQ 1641/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1646/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 342172647 t fired, 47366491 attempts, .
58 EF STEQ 1646/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1651/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 343256704 t fired, 47516258 attempts, .
58 EF STEQ 1651/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1656/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 344334763 t fired, 47665384 attempts, .
58 EF STEQ 1656/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1661/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 345412427 t fired, 47814175 attempts, .
58 EF STEQ 1661/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1666/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 346492296 t fired, 47963794 attempts, .
58 EF STEQ 1666/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1671/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 347575120 t fired, 48113652 attempts, .
58 EF STEQ 1671/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1676/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 348655951 t fired, 48263040 attempts, .
58 EF STEQ 1676/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1681/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 349737172 t fired, 48412329 attempts, .
58 EF STEQ 1681/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1686/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 350809353 t fired, 48560874 attempts, .
58 EF STEQ 1686/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1691/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 351888451 t fired, 48710177 attempts, .
58 EF STEQ 1691/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1696/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 352967597 t fired, 48859579 attempts, .
58 EF STEQ 1696/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1701/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 354048302 t fired, 49008816 attempts, .
58 EF STEQ 1701/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1706/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 355128322 t fired, 49158550 attempts, .
58 EF STEQ 1706/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1711/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 356207854 t fired, 49308174 attempts, .
58 EF STEQ 1711/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1716/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 357286070 t fired, 49457275 attempts, .
58 EF STEQ 1716/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1721/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 358368222 t fired, 49606844 attempts, .
58 EF STEQ 1721/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1726/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 359454272 t fired, 49757529 attempts, .
58 EF STEQ 1726/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1731/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 360540319 t fired, 49907878 attempts, .
58 EF STEQ 1731/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1736/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 361621209 t fired, 50057410 attempts, .
58 EF STEQ 1736/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1741/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 362705246 t fired, 50207405 attempts, .
58 EF STEQ 1741/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1746/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 363790432 t fired, 50358190 attempts, .
58 EF STEQ 1746/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1751/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 364878890 t fired, 50509021 attempts, .
58 EF STEQ 1751/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1756/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 365956638 t fired, 50658162 attempts, .
58 EF STEQ 1756/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1761/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 367037289 t fired, 50808448 attempts, .
58 EF STEQ 1761/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1766/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 368120963 t fired, 50958464 attempts, .
58 EF STEQ 1766/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1771/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 369205944 t fired, 51108942 attempts, .
58 EF STEQ 1771/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1776/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 370279663 t fired, 51257774 attempts, .
58 EF STEQ 1776/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1781/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 371359401 t fired, 51407613 attempts, .
58 EF STEQ 1781/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1786/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 372439574 t fired, 51557183 attempts, .
58 EF STEQ 1786/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1791/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 373509256 t fired, 51705250 attempts, .
58 EF STEQ 1791/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1796/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 374590777 t fired, 51854915 attempts, .
58 EF STEQ 1796/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1801/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 375673909 t fired, 52004747 attempts, .
58 EF STEQ 1801/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1806/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 376759554 t fired, 52154905 attempts, .
58 EF STEQ 1806/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1811/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 377843718 t fired, 52304878 attempts, .
58 EF STEQ 1811/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1816/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 378923469 t fired, 52454518 attempts, .
58 EF STEQ 1816/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1821/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 380002141 t fired, 52603696 attempts, .
58 EF STEQ 1821/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1826/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 381087487 t fired, 52754098 attempts, .
58 EF STEQ 1826/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1831/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 382173295 t fired, 52904266 attempts, .
58 EF STEQ 1831/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1836/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 383256897 t fired, 53054210 attempts, .
58 EF STEQ 1836/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1841/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 384343253 t fired, 53204517 attempts, .
58 EF STEQ 1841/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1846/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 385428390 t fired, 53354570 attempts, .
58 EF STEQ 1846/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1851/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 386511766 t fired, 53504630 attempts, .
58 EF STEQ 1851/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1856/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 387594945 t fired, 53654784 attempts, .
58 EF STEQ 1856/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1861/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 388679749 t fired, 53805052 attempts, .
58 EF STEQ 1861/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1866/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 389765153 t fired, 53955398 attempts, .
58 EF STEQ 1866/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1871/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 390846699 t fired, 54104663 attempts, .
58 EF STEQ 1871/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1876/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 391931789 t fired, 54255111 attempts, .
58 EF STEQ 1876/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1881/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 393017229 t fired, 54405455 attempts, .
58 EF STEQ 1881/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1886/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 394102293 t fired, 54555632 attempts, .
58 EF STEQ 1886/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1891/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 395188128 t fired, 54705897 attempts, .
58 EF STEQ 1891/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1896/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 396274820 t fired, 54856437 attempts, .
58 EF STEQ 1896/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1901/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 397357822 t fired, 55005960 attempts, .
58 EF STEQ 1901/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1906/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 398441766 t fired, 55156275 attempts, .
58 EF STEQ 1906/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1911/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 399522627 t fired, 55305933 attempts, .
58 EF STEQ 1911/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1916/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 400604551 t fired, 55455638 attempts, .
58 EF STEQ 1916/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1921/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 401686752 t fired, 55605509 attempts, .
58 EF STEQ 1921/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1926/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 402771728 t fired, 55755817 attempts, .
58 EF STEQ 1926/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1931/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 403855631 t fired, 55906130 attempts, .
58 EF STEQ 1931/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1936/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 404941602 t fired, 56056678 attempts, .
58 EF STEQ 1936/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1941/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 406028177 t fired, 56207243 attempts, .
58 EF STEQ 1941/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1946/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 407111615 t fired, 56357387 attempts, .
58 EF STEQ 1946/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1951/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 408196883 t fired, 56507487 attempts, .
58 EF STEQ 1951/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1956/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 409279029 t fired, 56657292 attempts, .
58 EF STEQ 1956/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1961/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 410362504 t fired, 56807146 attempts, .
58 EF STEQ 1961/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1966/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 411448130 t fired, 56957513 attempts, .
58 EF STEQ 1966/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1971/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 412531929 t fired, 57107516 attempts, .
58 EF STEQ 1971/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1976/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 413535378 t fired, 57246540 attempts, .
58 EF STEQ 1976/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1981/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 414568298 t fired, 57389182 attempts, .
58 EF STEQ 1981/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1986/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 415586397 t fired, 57530371 attempts, .
58 EF STEQ 1986/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1991/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 416585174 t fired, 57668423 attempts, .
58 EF STEQ 1991/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1996/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 417569554 t fired, 57804730 attempts, .
58 EF STEQ 1996/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2001/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 418531070 t fired, 57937642 attempts, .
58 EF STEQ 2001/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2006/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 419515409 t fired, 58074181 attempts, .
58 EF STEQ 2006/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2011/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 420541922 t fired, 58216543 attempts, .
58 EF STEQ 2011/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2016/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 421553843 t fired, 58356488 attempts, .
58 EF STEQ 2016/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2021/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 422556324 t fired, 58495147 attempts, .
58 EF STEQ 2021/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2026/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 423594181 t fired, 58638899 attempts, .
58 EF STEQ 2026/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2031/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 424674673 t fired, 58787892 attempts, .
58 EF STEQ 2031/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2036/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 425757434 t fired, 58937673 attempts, .
58 EF STEQ 2036/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2041/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 426841132 t fired, 59087673 attempts, .
58 EF STEQ 2041/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2046/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 427924130 t fired, 59237581 attempts, .
58 EF STEQ 2046/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2051/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 429007249 t fired, 59387613 attempts, .
58 EF STEQ 2051/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2056/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 430089168 t fired, 59537472 attempts, .
58 EF STEQ 2056/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2061/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 431169736 t fired, 59687042 attempts, .
58 EF STEQ 2061/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2066/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 432252223 t fired, 59836659 attempts, .
58 EF STEQ 2066/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2071/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 433335850 t fired, 59986787 attempts, .
58 EF STEQ 2071/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2076/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 434423826 t fired, 60137713 attempts, .
58 EF STEQ 2076/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2081/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 435503715 t fired, 60286739 attempts, .
58 EF STEQ 2081/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2086/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 436584439 t fired, 60436541 attempts, .
58 EF STEQ 2086/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2091/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 437664929 t fired, 60585651 attempts, .
58 EF STEQ 2091/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2096/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 438746289 t fired, 60735594 attempts, .
58 EF STEQ 2096/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2101/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 439830531 t fired, 60885872 attempts, .
58 EF STEQ 2101/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2106/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 440915551 t fired, 61035924 attempts, .
58 EF STEQ 2106/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2111/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 442000499 t fired, 61186185 attempts, .
58 EF STEQ 2111/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2116/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 443086084 t fired, 61336605 attempts, .
58 EF STEQ 2116/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2121/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 444171038 t fired, 61486601 attempts, .
58 EF STEQ 2121/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2126/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 445257883 t fired, 61637448 attempts, .
58 EF STEQ 2126/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2131/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 446341337 t fired, 61787341 attempts, .
58 EF STEQ 2131/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2136/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 447426108 t fired, 61937604 attempts, .
58 EF STEQ 2136/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2141/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 448508231 t fired, 62087390 attempts, .
58 EF STEQ 2141/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2146/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 449593408 t fired, 62237795 attempts, .
58 EF STEQ 2146/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2151/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 450677629 t fired, 62387862 attempts, .
58 EF STEQ 2151/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2156/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 451763199 t fired, 62537762 attempts, .
58 EF STEQ 2156/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2161/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 452847064 t fired, 62687777 attempts, .
58 EF STEQ 2161/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2166/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 453929087 t fired, 62837863 attempts, .
58 EF STEQ 2166/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2171/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 455011585 t fired, 62987827 attempts, .
58 EF STEQ 2171/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2176/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 456081167 t fired, 63135948 attempts, .
58 EF STEQ 2176/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2181/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 457159069 t fired, 63285187 attempts, .
58 EF STEQ 2181/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2186/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 458241157 t fired, 63435069 attempts, .
58 EF STEQ 2186/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2191/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 459320032 t fired, 63584646 attempts, .
58 EF STEQ 2191/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2196/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 460400207 t fired, 63733985 attempts, .
58 EF STEQ 2196/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2201/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 461473998 t fired, 63882632 attempts, .
58 EF STEQ 2201/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2206/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 462544813 t fired, 64030622 attempts, .
58 EF STEQ 2206/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2211/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 463540200 t fired, 64168137 attempts, .
58 EF STEQ 2211/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2216/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 464539028 t fired, 64306502 attempts, .
58 EF STEQ 2216/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2221/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 465551326 t fired, 64446823 attempts, .
58 EF STEQ 2221/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2226/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 466565578 t fired, 64587048 attempts, .
58 EF STEQ 2226/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2231/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 467591160 t fired, 64729259 attempts, .
58 EF STEQ 2231/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2236/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 468603618 t fired, 64869521 attempts, .
58 EF STEQ 2236/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2241/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 469600821 t fired, 65007169 attempts, .
58 EF STEQ 2241/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2246/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 470651043 t fired, 65152545 attempts, .
58 EF STEQ 2246/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2251/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 471654421 t fired, 65291505 attempts, .
58 EF STEQ 2251/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2256/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 472665675 t fired, 65431701 attempts, .
58 EF STEQ 2256/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2261/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 473742552 t fired, 65580496 attempts, .
58 EF STEQ 2261/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2267/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 474819453 t fired, 65729747 attempts, .
58 EF STEQ 2267/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2272/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 475897638 t fired, 65879097 attempts, .
58 EF STEQ 2272/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2277/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 476973296 t fired, 66027903 attempts, .
58 EF STEQ 2277/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2282/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 478034322 t fired, 66175210 attempts, .
58 EF STEQ 2282/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2287/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 479111993 t fired, 66324762 attempts, .
58 EF STEQ 2287/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2292/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 480189106 t fired, 66473434 attempts, .
58 EF STEQ 2292/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2297/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 481268295 t fired, 66622692 attempts, .
58 EF STEQ 2297/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2302/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 482339029 t fired, 66770957 attempts, .
58 EF STEQ 2302/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2307/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 483353811 t fired, 66911352 attempts, .
58 EF STEQ 2307/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2312/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 484328321 t fired, 67046088 attempts, .
58 EF STEQ 2312/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2317/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 485329484 t fired, 67184574 attempts, .
58 EF STEQ 2317/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2322/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 486409344 t fired, 67334145 attempts, .
58 EF STEQ 2322/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2327/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 487490485 t fired, 67484476 attempts, .
58 EF STEQ 2327/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2332/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 488565395 t fired, 67633234 attempts, .
58 EF STEQ 2332/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2337/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 489610945 t fired, 67777825 attempts, .
58 EF STEQ 2337/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2342/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 490672697 t fired, 67924998 attempts, .
58 EF STEQ 2342/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2347/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 491694854 t fired, 68066761 attempts, .
58 EF STEQ 2347/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2352/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 492772608 t fired, 68215661 attempts, .
58 EF STEQ 2352/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2357/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 493851188 t fired, 68365050 attempts, .
58 EF STEQ 2357/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2362/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 494925909 t fired, 68513579 attempts, .
58 EF STEQ 2362/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2367/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 496007485 t fired, 68663298 attempts, .
58 EF STEQ 2367/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2372/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 497087622 t fired, 68813115 attempts, .
58 EF STEQ 2372/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2377/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 498160849 t fired, 68961830 attempts, .
58 EF STEQ 2377/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2382/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 499237099 t fired, 69110721 attempts, .
58 EF STEQ 2382/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2387/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 500314716 t fired, 69260135 attempts, .
58 EF STEQ 2387/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2392/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 501391973 t fired, 69409345 attempts, .
58 EF STEQ 2392/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2397/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 502468655 t fired, 69558776 attempts, .
58 EF STEQ 2397/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2402/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 503543363 t fired, 69707757 attempts, .
58 EF STEQ 2402/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2407/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 504618977 t fired, 69856926 attempts, .
58 EF STEQ 2407/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2412/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 505674821 t fired, 70003072 attempts, .
58 EF STEQ 2412/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2417/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 506752338 t fired, 70151878 attempts, .
58 EF STEQ 2417/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2422/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 507831017 t fired, 70301297 attempts, .
58 EF STEQ 2422/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2427/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 508913409 t fired, 70451108 attempts, .
58 EF STEQ 2427/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2432/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 509994495 t fired, 70601030 attempts, .
58 EF STEQ 2432/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2437/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 511074498 t fired, 70750606 attempts, .
58 EF STEQ 2437/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2442/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 512074598 t fired, 70889293 attempts, .
58 EF STEQ 2442/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2447/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 513107314 t fired, 71032317 attempts, .
58 EF STEQ 2447/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2452/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 514136053 t fired, 71174863 attempts, .
58 EF STEQ 2452/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2457/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 515099072 t fired, 71307880 attempts, .
58 EF STEQ 2457/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2462/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 516082542 t fired, 71444118 attempts, .
58 EF STEQ 2462/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2467/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 517088942 t fired, 71583667 attempts, .
58 EF STEQ 2467/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: DISJ 0 0 0 0 4 0 1 4
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 4 0 1 2
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 2 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2472/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 518083941 t fired, 71721549 attempts, .
58 EF STEQ 2472/3600 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.

Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed