Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976700394.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SieveSingleMsgMbox-PT-d0m96, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976700394
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 440K
-rw-r--r-- 1 mcc users 5.4K Feb 26 10:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 52K Feb 26 10:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 10:24 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 26 10:24 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.6K Feb 26 10:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 85K Feb 26 10:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.4K Feb 26 10:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 26 10:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 17:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 57K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-00
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-01
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-02
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-03
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-04
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-05
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-06
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-07
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-08
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-09
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-10
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-11
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-12
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-13
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-14
FORMULA_NAME SieveSingleMsgMbox-PT-d0m96-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679246923537

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SieveSingleMsgMbox-PT-d0m96
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 17:28:45] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 17:28:45] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 17:28:45] [INFO ] Load time of PNML (sax parser for PT used): 37 ms
[2023-03-19 17:28:45] [INFO ] Transformed 262 places.
[2023-03-19 17:28:45] [INFO ] Transformed 73 transitions.
[2023-03-19 17:28:45] [INFO ] Parsed PT model containing 262 places and 73 transitions and 292 arcs in 92 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Initial state reduction rules removed 1 formulas.
Deduced a syphon composed of 190 places in 1 ms
Reduce places removed 190 places and 0 transitions.
FORMULA SieveSingleMsgMbox-PT-d0m96-CTLFireability-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 60 out of 72 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 72/72 places, 73/73 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 70 transition count 73
Applied a total of 2 rules in 11 ms. Remains 70 /72 variables (removed 2) and now considering 73/73 (removed 0) transitions.
// Phase 1: matrix 73 rows 70 cols
[2023-03-19 17:28:45] [INFO ] Computed 5 place invariants in 8 ms
[2023-03-19 17:28:45] [INFO ] Implicit Places using invariants in 147 ms returned []
[2023-03-19 17:28:45] [INFO ] Invariant cache hit.
[2023-03-19 17:28:45] [INFO ] State equation strengthened by 31 read => feed constraints.
[2023-03-19 17:28:45] [INFO ] Implicit Places using invariants and state equation in 94 ms returned []
Implicit Place search using SMT with State Equation took 263 ms to find 0 implicit places.
[2023-03-19 17:28:45] [INFO ] Invariant cache hit.
[2023-03-19 17:28:45] [INFO ] Dead Transitions using invariants and state equation in 61 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 70/72 places, 73/73 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 336 ms. Remains : 70/72 places, 73/73 transitions.
Support contains 60 out of 70 places after structural reductions.
[2023-03-19 17:28:45] [INFO ] Flatten gal took : 19 ms
[2023-03-19 17:28:45] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:28:45] [INFO ] Input system was already deterministic with 73 transitions.
Incomplete random walk after 10000 steps, including 2233 resets, run finished after 491 ms. (steps per millisecond=20 ) properties (out of 78) seen :25
Incomplete Best-First random walk after 1001 steps, including 101 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 101 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :5
Incomplete Best-First random walk after 1001 steps, including 54 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 46 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 53 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 200 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 54 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 31 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 100 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 112 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 52 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 57 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 96 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 108 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 49 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 94 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 49 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 111 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 43 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 97 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 49 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 45 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 45 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 109 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 55 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 52 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 200 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 33 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 105 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 37 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 45 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 52 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 125 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 44 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 200 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 104 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 84 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 48) seen :0
Running SMT prover for 48 properties.
[2023-03-19 17:28:47] [INFO ] Invariant cache hit.
[2023-03-19 17:28:47] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-19 17:28:47] [INFO ] [Real]Absence check using 2 positive and 3 generalized place invariants in 2 ms returned sat
[2023-03-19 17:28:47] [INFO ] After 148ms SMT Verify possible using all constraints in real domain returned unsat :3 sat :0 real:45
[2023-03-19 17:28:47] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:28:47] [INFO ] [Nat]Absence check using 2 positive and 3 generalized place invariants in 2 ms returned sat
[2023-03-19 17:28:47] [INFO ] After 202ms SMT Verify possible using state equation in natural domain returned unsat :11 sat :37
[2023-03-19 17:28:47] [INFO ] State equation strengthened by 31 read => feed constraints.
[2023-03-19 17:28:47] [INFO ] After 254ms SMT Verify possible using 31 Read/Feed constraints in natural domain returned unsat :11 sat :37
[2023-03-19 17:28:47] [INFO ] Deduced a trap composed of 28 places in 32 ms of which 4 ms to minimize.
[2023-03-19 17:28:47] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 45 ms
[2023-03-19 17:28:48] [INFO ] After 745ms SMT Verify possible using trap constraints in natural domain returned unsat :11 sat :37
Attempting to minimize the solution found.
Minimization took 288 ms.
[2023-03-19 17:28:48] [INFO ] After 1390ms SMT Verify possible using all constraints in natural domain returned unsat :11 sat :37
Fused 48 Parikh solutions to 35 different solutions.
Parikh walk visited 0 properties in 685 ms.
Support contains 34 out of 70 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 70/70 places, 73/73 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 68 transition count 71
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 68 transition count 71
Applied a total of 4 rules in 9 ms. Remains 68 /70 variables (removed 2) and now considering 71/73 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9 ms. Remains : 68/70 places, 71/73 transitions.
Incomplete random walk after 10000 steps, including 2227 resets, run finished after 241 ms. (steps per millisecond=41 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 100 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 98 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 51 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 51 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 98 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 107 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 100 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 99 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 51 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 48 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 101 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 48 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 52 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 95 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 35 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 44 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 51 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 103 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 53 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 200 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 40 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 108 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 39 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 58 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 50 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 48 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 200 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 105 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 37) seen :0
Interrupted probabilistic random walk after 661595 steps, run timeout after 3001 ms. (steps per millisecond=220 ) properties seen :{0=1, 1=1, 2=1, 3=1, 5=1, 6=1, 7=1, 8=1, 9=1, 10=1, 11=1, 12=1, 13=1, 14=1, 15=1, 16=1, 17=1, 18=1, 19=1, 20=1, 21=1, 22=1, 23=1, 24=1, 26=1, 27=1, 28=1, 29=1, 30=1, 31=1, 32=1, 33=1, 34=1, 35=1, 36=1}
Probabilistic random walk after 661595 steps, saw 327155 distinct states, run finished after 3003 ms. (steps per millisecond=220 ) properties seen :35
Running SMT prover for 2 properties.
// Phase 1: matrix 71 rows 68 cols
[2023-03-19 17:28:53] [INFO ] Computed 5 place invariants in 2 ms
[2023-03-19 17:28:53] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:28:53] [INFO ] [Real]Absence check using 2 positive and 3 generalized place invariants in 2 ms returned sat
[2023-03-19 17:28:53] [INFO ] After 68ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-19 17:28:53] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:28:53] [INFO ] [Nat]Absence check using 2 positive and 3 generalized place invariants in 2 ms returned sat
[2023-03-19 17:28:53] [INFO ] After 32ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-19 17:28:53] [INFO ] State equation strengthened by 31 read => feed constraints.
[2023-03-19 17:28:53] [INFO ] After 20ms SMT Verify possible using 31 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-19 17:28:53] [INFO ] After 37ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 14 ms.
[2023-03-19 17:28:53] [INFO ] After 125ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 22 ms.
Support contains 5 out of 68 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 68/68 places, 71/71 transitions.
Graph (complete) has 181 edges and 68 vertex of which 67 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 0 output transitions
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 3 place count 67 transition count 69
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 9 place count 61 transition count 63
Iterating global reduction 1 with 6 rules applied. Total rules applied 15 place count 61 transition count 63
Applied a total of 15 rules in 8 ms. Remains 61 /68 variables (removed 7) and now considering 63/71 (removed 8) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 8 ms. Remains : 61/68 places, 63/71 transitions.
Incomplete random walk after 10000 steps, including 2266 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 473 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 1067 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 756733 steps, run timeout after 3001 ms. (steps per millisecond=252 ) properties seen :{}
Probabilistic random walk after 756733 steps, saw 391180 distinct states, run finished after 3002 ms. (steps per millisecond=252 ) properties seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 63 rows 61 cols
[2023-03-19 17:28:56] [INFO ] Computed 4 place invariants in 1 ms
[2023-03-19 17:28:56] [INFO ] [Real]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-19 17:28:56] [INFO ] [Real]Absence check using 3 positive and 1 generalized place invariants in 0 ms returned sat
[2023-03-19 17:28:56] [INFO ] After 87ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-19 17:28:56] [INFO ] [Nat]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-19 17:28:56] [INFO ] [Nat]Absence check using 3 positive and 1 generalized place invariants in 0 ms returned sat
[2023-03-19 17:28:56] [INFO ] After 22ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-19 17:28:56] [INFO ] State equation strengthened by 25 read => feed constraints.
[2023-03-19 17:28:56] [INFO ] After 13ms SMT Verify possible using 25 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-19 17:28:56] [INFO ] After 28ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 11 ms.
[2023-03-19 17:28:56] [INFO ] After 91ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 31 ms.
Support contains 5 out of 61 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 61/61 places, 63/63 transitions.
Applied a total of 0 rules in 5 ms. Remains 61 /61 variables (removed 0) and now considering 63/63 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5 ms. Remains : 61/61 places, 63/63 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 61/61 places, 63/63 transitions.
Applied a total of 0 rules in 9 ms. Remains 61 /61 variables (removed 0) and now considering 63/63 (removed 0) transitions.
[2023-03-19 17:28:56] [INFO ] Invariant cache hit.
[2023-03-19 17:28:56] [INFO ] Implicit Places using invariants in 43 ms returned []
[2023-03-19 17:28:56] [INFO ] Invariant cache hit.
[2023-03-19 17:28:56] [INFO ] State equation strengthened by 25 read => feed constraints.
[2023-03-19 17:28:56] [INFO ] Implicit Places using invariants and state equation in 79 ms returned []
Implicit Place search using SMT with State Equation took 125 ms to find 0 implicit places.
[2023-03-19 17:28:56] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-19 17:28:56] [INFO ] Invariant cache hit.
[2023-03-19 17:28:56] [INFO ] Dead Transitions using invariants and state equation in 45 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 185 ms. Remains : 61/61 places, 63/63 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 61 transition count 61
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 3 place count 60 transition count 61
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 9 Pre rules applied. Total rules applied 3 place count 60 transition count 52
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 2 with 18 rules applied. Total rules applied 21 place count 51 transition count 52
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 25 place count 49 transition count 50
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 0
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 31 place count 46 transition count 50
Applied a total of 31 rules in 10 ms. Remains 46 /61 variables (removed 15) and now considering 50/63 (removed 13) transitions.
Running SMT prover for 2 properties.
// Phase 1: matrix 50 rows 46 cols
[2023-03-19 17:28:56] [INFO ] Computed 5 place invariants in 1 ms
[2023-03-19 17:28:56] [INFO ] [Real]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-19 17:28:56] [INFO ] [Real]Absence check using 3 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:28:56] [INFO ] After 47ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-19 17:28:56] [INFO ] [Nat]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-19 17:28:56] [INFO ] [Nat]Absence check using 3 positive and 2 generalized place invariants in 1 ms returned sat
[2023-03-19 17:28:56] [INFO ] After 19ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-19 17:28:56] [INFO ] After 28ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-19 17:28:56] [INFO ] After 62ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Successfully simplified 11 atomic propositions for a total of 15 simplifications.
[2023-03-19 17:28:56] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:28:56] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA SieveSingleMsgMbox-PT-d0m96-CTLFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 17:28:56] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:28:57] [INFO ] Input system was already deterministic with 73 transitions.
Support contains 43 out of 70 places (down from 49) after GAL structural reductions.
FORMULA SieveSingleMsgMbox-PT-d0m96-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 10 stabilizing places and 13 stable transitions
Graph (complete) has 213 edges and 70 vertex of which 69 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 73/73 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 61 transition count 64
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 61 transition count 64
Applied a total of 18 rules in 4 ms. Remains 61 /70 variables (removed 9) and now considering 64/73 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 61/70 places, 64/73 transitions.
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:28:57] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 73/73 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 64 transition count 67
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 64 transition count 67
Applied a total of 12 rules in 3 ms. Remains 64 /70 variables (removed 6) and now considering 67/73 (removed 6) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 64/70 places, 67/73 transitions.
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:28:57] [INFO ] Input system was already deterministic with 67 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 73/73 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 63 transition count 66
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 63 transition count 66
Applied a total of 14 rules in 3 ms. Remains 63 /70 variables (removed 7) and now considering 66/73 (removed 7) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 63/70 places, 66/73 transitions.
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:28:57] [INFO ] Input system was already deterministic with 66 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 70/70 places, 73/73 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 61 transition count 64
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 61 transition count 64
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 60 transition count 63
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 60 transition count 63
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 21 place count 59 transition count 62
Iterating global reduction 0 with 1 rules applied. Total rules applied 22 place count 59 transition count 62
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 23 place count 59 transition count 61
Applied a total of 23 rules in 11 ms. Remains 59 /70 variables (removed 11) and now considering 61/73 (removed 12) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 59/70 places, 61/73 transitions.
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:28:57] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 70/70 places, 73/73 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 61 transition count 64
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 61 transition count 64
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 60 transition count 63
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 60 transition count 63
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 21 place count 59 transition count 62
Iterating global reduction 0 with 1 rules applied. Total rules applied 22 place count 59 transition count 62
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 23 place count 59 transition count 61
Applied a total of 23 rules in 9 ms. Remains 59 /70 variables (removed 11) and now considering 61/73 (removed 12) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 59/70 places, 61/73 transitions.
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:28:57] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 73/73 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 62 transition count 65
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 62 transition count 65
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 17 place count 61 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 18 place count 61 transition count 64
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 60 transition count 63
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 60 transition count 63
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 21 place count 60 transition count 62
Applied a total of 21 rules in 4 ms. Remains 60 /70 variables (removed 10) and now considering 62/73 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 60/70 places, 62/73 transitions.
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:28:57] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 73/73 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 63 transition count 66
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 63 transition count 66
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 15 place count 62 transition count 65
Iterating global reduction 0 with 1 rules applied. Total rules applied 16 place count 62 transition count 65
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 17 place count 61 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 18 place count 61 transition count 64
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 19 place count 61 transition count 63
Applied a total of 19 rules in 4 ms. Remains 61 /70 variables (removed 9) and now considering 63/73 (removed 10) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 61/70 places, 63/73 transitions.
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:28:57] [INFO ] Input system was already deterministic with 63 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 73/73 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 62 transition count 65
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 62 transition count 65
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 17 place count 61 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 18 place count 61 transition count 64
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 60 transition count 63
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 60 transition count 63
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 21 place count 60 transition count 62
Applied a total of 21 rules in 3 ms. Remains 60 /70 variables (removed 10) and now considering 62/73 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 60/70 places, 62/73 transitions.
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:28:57] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 73/73 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 62 transition count 65
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 62 transition count 65
Applied a total of 16 rules in 1 ms. Remains 62 /70 variables (removed 8) and now considering 65/73 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 62/70 places, 65/73 transitions.
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:28:57] [INFO ] Input system was already deterministic with 65 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 73/73 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 62 transition count 65
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 62 transition count 65
Applied a total of 16 rules in 2 ms. Remains 62 /70 variables (removed 8) and now considering 65/73 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 62/70 places, 65/73 transitions.
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 2 ms
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:28:57] [INFO ] Input system was already deterministic with 65 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 73/73 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 63 transition count 66
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 63 transition count 66
Applied a total of 14 rules in 1 ms. Remains 63 /70 variables (removed 7) and now considering 66/73 (removed 7) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 63/70 places, 66/73 transitions.
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:28:57] [INFO ] Input system was already deterministic with 66 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 70/70 places, 73/73 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 61 transition count 64
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 61 transition count 64
Applied a total of 18 rules in 5 ms. Remains 61 /70 variables (removed 9) and now considering 64/73 (removed 9) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 61/70 places, 64/73 transitions.
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:28:57] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 70/70 places, 73/73 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 61 transition count 64
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 61 transition count 64
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 60 transition count 63
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 60 transition count 63
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 21 place count 59 transition count 62
Iterating global reduction 0 with 1 rules applied. Total rules applied 22 place count 59 transition count 62
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 23 place count 59 transition count 61
Applied a total of 23 rules in 3 ms. Remains 59 /70 variables (removed 11) and now considering 61/73 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 59/70 places, 61/73 transitions.
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:28:57] [INFO ] Input system was already deterministic with 61 transitions.
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:28:57] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:28:57] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-19 17:28:57] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 70 places, 73 transitions and 289 arcs took 1 ms.
Total runtime 12089 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SieveSingleMsgMbox-PT-d0m96
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/377
CTLFireability

FORMULA SieveSingleMsgMbox-PT-d0m96-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m96-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m96-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m96-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m96-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m96-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m96-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m96-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m96-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m96-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679247022893

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/377/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/377/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/377/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 13 (type EXCL) for 12 SieveSingleMsgMbox-PT-d0m96-CTLFireability-04
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 13 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-CTLFireability-04
lola: result : true
lola: markings : 394
lola: fired transitions : 742
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 28 (type EXCL) for 27 SieveSingleMsgMbox-PT-d0m96-CTLFireability-11
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:664
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:662
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 28 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-CTLFireability-11
lola: result : false
lola: markings : 12
lola: fired transitions : 47
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 SieveSingleMsgMbox-PT-d0m96-CTLFireability-09
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 22 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-CTLFireability-09
lola: result : true
lola: markings : 394
lola: fired transitions : 458
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 37 SieveSingleMsgMbox-PT-d0m96-CTLFireability-14
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-CTLFireability-14
lola: result : false
lola: markings : 12
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 19 (type EXCL) for 18 SieveSingleMsgMbox-PT-d0m96-CTLFireability-06
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 19 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-CTLFireability-06
lola: result : false
lola: markings : 548
lola: fired transitions : 2051
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 41 (type EXCL) for 40 SieveSingleMsgMbox-PT-d0m96-CTLFireability-15
lola: time limit : 400 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/400 10/32 SieveSingleMsgMbox-PT-d0m96-CTLFireability-15 2404001 m, 480800 m/sec, 5441234 t fired, .

Time elapsed: 5 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/400 20/32 SieveSingleMsgMbox-PT-d0m96-CTLFireability-15 4593102 m, 437820 m/sec, 10613110 t fired, .

Time elapsed: 10 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/400 28/32 SieveSingleMsgMbox-PT-d0m96-CTLFireability-15 6737667 m, 428913 m/sec, 15809410 t fired, .

Time elapsed: 15 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 41 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 33 (type EXCL) for 30 SieveSingleMsgMbox-PT-d0m96-CTLFireability-12
lola: time limit : 447 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/447 8/32 SieveSingleMsgMbox-PT-d0m96-CTLFireability-12 1709376 m, 341875 m/sec, 4322339 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/447 15/32 SieveSingleMsgMbox-PT-d0m96-CTLFireability-12 3563978 m, 370920 m/sec, 9081360 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/447 22/32 SieveSingleMsgMbox-PT-d0m96-CTLFireability-12 5136512 m, 314506 m/sec, 13190291 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/447 28/32 SieveSingleMsgMbox-PT-d0m96-CTLFireability-12 6578422 m, 288382 m/sec, 17296642 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 33 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 25 (type EXCL) for 24 SieveSingleMsgMbox-PT-d0m96-CTLFireability-10
lola: time limit : 507 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-CTLFireability-10
lola: result : true
lola: markings : 12
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 SieveSingleMsgMbox-PT-d0m96-CTLFireability-05
lola: time limit : 592 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/592 9/32 SieveSingleMsgMbox-PT-d0m96-CTLFireability-05 2026782 m, 405356 m/sec, 4639164 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/592 17/32 SieveSingleMsgMbox-PT-d0m96-CTLFireability-05 4094173 m, 413478 m/sec, 9585956 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/592 24/32 SieveSingleMsgMbox-PT-d0m96-CTLFireability-05 5746211 m, 330407 m/sec, 13780734 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/592 32/32 SieveSingleMsgMbox-PT-d0m96-CTLFireability-05 7618976 m, 374553 m/sec, 18492348 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 16 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 4 (type EXCL) for 3 SieveSingleMsgMbox-PT-d0m96-CTLFireability-01
lola: time limit : 706 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/706 15/32 SieveSingleMsgMbox-PT-d0m96-CTLFireability-01 3466845 m, 693369 m/sec, 4436004 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/706 27/32 SieveSingleMsgMbox-PT-d0m96-CTLFireability-01 6342662 m, 575163 m/sec, 8481306 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 4 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 1 (type EXCL) for 0 SieveSingleMsgMbox-PT-d0m96-CTLFireability-00
lola: time limit : 878 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-CTLFireability-00
lola: result : true
lola: markings : 12
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 SieveSingleMsgMbox-PT-d0m96-CTLFireability-03
lola: time limit : 1171 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-CTLFireability-03
lola: result : true
lola: markings : 12
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 30 SieveSingleMsgMbox-PT-d0m96-CTLFireability-12
lola: time limit : 1757 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-CTLFireability-12
lola: result : false
lola: markings : 248
lola: fired transitions : 283
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 SieveSingleMsgMbox-PT-d0m96-CTLFireability-02
lola: time limit : 3515 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for SieveSingleMsgMbox-PT-d0m96-CTLFireability-02
lola: result : true
lola: markings : 11
lola: fired transitions : 36
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 13

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m96-CTLFireability-00: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-01: CTL unknown AGGR
SieveSingleMsgMbox-PT-d0m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-03: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-04: EGEF true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-05: CTL unknown AGGR
SieveSingleMsgMbox-PT-d0m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-09: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-11: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-12: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-14: SP ECTL true LTL model checker
SieveSingleMsgMbox-PT-d0m96-CTLFireability-15: CTL unknown AGGR


Time elapsed: 85 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SieveSingleMsgMbox-PT-d0m96"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SieveSingleMsgMbox-PT-d0m96, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-tajo-167905976700394"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SieveSingleMsgMbox-PT-d0m96.tgz
mv SieveSingleMsgMbox-PT-d0m96 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;