Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976700386.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SieveSingleMsgMbox-PT-d0m64, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976700386
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 444K
-rw-r--r-- 1 mcc users 6.0K Feb 26 10:30 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Feb 26 10:30 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Feb 26 10:29 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 10:29 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 17:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 17:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.8K Feb 26 10:31 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 102K Feb 26 10:31 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 26 10:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 26 10:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 17:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 57K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-00
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-01
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-02
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-03
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-04
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-05
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-06
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-07
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-08
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-09
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-10
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-11
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-12
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-13
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-14
FORMULA_NAME SieveSingleMsgMbox-PT-d0m64-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679246849598

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SieveSingleMsgMbox-PT-d0m64
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 17:27:31] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 17:27:32] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 17:27:32] [INFO ] Load time of PNML (sax parser for PT used): 78 ms
[2023-03-19 17:27:32] [INFO ] Transformed 262 places.
[2023-03-19 17:27:32] [INFO ] Transformed 73 transitions.
[2023-03-19 17:27:32] [INFO ] Parsed PT model containing 262 places and 73 transitions and 292 arcs in 182 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 25 ms.
Deduced a syphon composed of 190 places in 6 ms
Reduce places removed 190 places and 0 transitions.
Support contains 55 out of 72 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 72/72 places, 73/73 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 70 transition count 73
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 3 place count 69 transition count 72
Iterating global reduction 1 with 1 rules applied. Total rules applied 4 place count 69 transition count 72
Applied a total of 4 rules in 41 ms. Remains 69 /72 variables (removed 3) and now considering 72/73 (removed 1) transitions.
// Phase 1: matrix 72 rows 69 cols
[2023-03-19 17:27:32] [INFO ] Computed 5 place invariants in 7 ms
[2023-03-19 17:27:32] [INFO ] Implicit Places using invariants in 271 ms returned []
[2023-03-19 17:27:32] [INFO ] Invariant cache hit.
[2023-03-19 17:27:32] [INFO ] State equation strengthened by 31 read => feed constraints.
[2023-03-19 17:27:32] [INFO ] Implicit Places using invariants and state equation in 157 ms returned []
Implicit Place search using SMT with State Equation took 461 ms to find 0 implicit places.
[2023-03-19 17:27:32] [INFO ] Invariant cache hit.
[2023-03-19 17:27:33] [INFO ] Dead Transitions using invariants and state equation in 606 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 69/72 places, 72/73 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1111 ms. Remains : 69/72 places, 72/73 transitions.
Support contains 55 out of 69 places after structural reductions.
[2023-03-19 17:27:33] [INFO ] Flatten gal took : 61 ms
[2023-03-19 17:27:33] [INFO ] Flatten gal took : 15 ms
[2023-03-19 17:27:33] [INFO ] Input system was already deterministic with 72 transitions.
Incomplete random walk after 10000 steps, including 2213 resets, run finished after 305 ms. (steps per millisecond=32 ) properties (out of 58) seen :24
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 117 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 53 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 49 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 47 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 106 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 45 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 200 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 40 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 53 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 41 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 200 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 103 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 41 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 104 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 55 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 42 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 106 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 100 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 48 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 46 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 111 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 95 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 31 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 105 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 200 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 64 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 63 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 34) seen :3
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 31) seen :0
Running SMT prover for 31 properties.
[2023-03-19 17:27:34] [INFO ] Invariant cache hit.
[2023-03-19 17:27:34] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:27:34] [INFO ] [Real]Absence check using 2 positive and 3 generalized place invariants in 9 ms returned sat
[2023-03-19 17:27:34] [INFO ] After 255ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:29
[2023-03-19 17:27:34] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:27:34] [INFO ] [Nat]Absence check using 2 positive and 3 generalized place invariants in 1 ms returned sat
[2023-03-19 17:27:35] [INFO ] After 213ms SMT Verify possible using state equation in natural domain returned unsat :5 sat :26
[2023-03-19 17:27:35] [INFO ] State equation strengthened by 31 read => feed constraints.
[2023-03-19 17:27:35] [INFO ] After 230ms SMT Verify possible using 31 Read/Feed constraints in natural domain returned unsat :5 sat :26
[2023-03-19 17:27:35] [INFO ] Deduced a trap composed of 27 places in 65 ms of which 6 ms to minimize.
[2023-03-19 17:27:35] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 82 ms
[2023-03-19 17:27:35] [INFO ] After 644ms SMT Verify possible using trap constraints in natural domain returned unsat :5 sat :26
Attempting to minimize the solution found.
Minimization took 203 ms.
[2023-03-19 17:27:35] [INFO ] After 1188ms SMT Verify possible using all constraints in natural domain returned unsat :5 sat :26
Fused 31 Parikh solutions to 26 different solutions.
Parikh walk visited 0 properties in 552 ms.
Support contains 30 out of 69 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 67 transition count 70
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 67 transition count 70
Applied a total of 4 rules in 12 ms. Remains 67 /69 variables (removed 2) and now considering 70/72 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 12 ms. Remains : 67/69 places, 70/72 transitions.
Incomplete random walk after 10000 steps, including 2259 resets, run finished after 228 ms. (steps per millisecond=43 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 58 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 98 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 47 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 46 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 50 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 42 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 102 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 56 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 54 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 54 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 200 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 104 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 95 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 49 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 45 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 48 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 99 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 96 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 50 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 105 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 97 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 93 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 200 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 45 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 45 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 37 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Interrupted probabilistic random walk after 346373 steps, run timeout after 3001 ms. (steps per millisecond=115 ) properties seen :{0=1, 1=1, 2=1, 3=1, 4=1, 5=1, 6=1, 7=1, 8=1, 10=1, 11=1, 13=1, 14=1, 15=1, 16=1, 17=1, 18=1, 19=1, 21=1, 22=1, 23=1, 24=1, 25=1}
Probabilistic random walk after 346373 steps, saw 178407 distinct states, run finished after 3002 ms. (steps per millisecond=115 ) properties seen :23
Running SMT prover for 3 properties.
// Phase 1: matrix 70 rows 67 cols
[2023-03-19 17:27:40] [INFO ] Computed 5 place invariants in 2 ms
[2023-03-19 17:27:40] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:27:40] [INFO ] [Real]Absence check using 2 positive and 3 generalized place invariants in 1 ms returned sat
[2023-03-19 17:27:40] [INFO ] After 93ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-19 17:27:40] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-03-19 17:27:40] [INFO ] [Nat]Absence check using 2 positive and 3 generalized place invariants in 1 ms returned sat
[2023-03-19 17:27:40] [INFO ] After 86ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-19 17:27:40] [INFO ] State equation strengthened by 29 read => feed constraints.
[2023-03-19 17:27:40] [INFO ] After 27ms SMT Verify possible using 29 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-19 17:27:40] [INFO ] After 54ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 19 ms.
[2023-03-19 17:27:40] [INFO ] After 196ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Finished Parikh walk after 518 steps, including 44 resets, run visited all 3 properties in 8 ms. (steps per millisecond=64 )
Parikh walk visited 3 properties in 9 ms.
Successfully simplified 5 atomic propositions for a total of 16 simplifications.
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 5 ms
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 13 ms
[2023-03-19 17:27:40] [INFO ] Input system was already deterministic with 72 transitions.
Computed a total of 10 stabilizing places and 13 stable transitions
Graph (complete) has 210 edges and 69 vertex of which 68 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.2 ms
Starting structural reductions in LTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 63 transition count 66
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 63 transition count 66
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 13 place count 62 transition count 65
Iterating global reduction 0 with 1 rules applied. Total rules applied 14 place count 62 transition count 65
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 15 place count 61 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 16 place count 61 transition count 64
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 17 place count 61 transition count 63
Applied a total of 17 rules in 7 ms. Remains 61 /69 variables (removed 8) and now considering 63/72 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 61/69 places, 63/72 transitions.
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Input system was already deterministic with 63 transitions.
Starting structural reductions in LTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 61 transition count 64
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 61 transition count 64
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 17 place count 60 transition count 63
Iterating global reduction 0 with 1 rules applied. Total rules applied 18 place count 60 transition count 63
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 59 transition count 62
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 59 transition count 62
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 21 place count 59 transition count 61
Applied a total of 21 rules in 21 ms. Remains 59 /69 variables (removed 10) and now considering 61/72 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 59/69 places, 61/72 transitions.
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:27:40] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 61 transition count 64
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 61 transition count 64
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 17 place count 60 transition count 63
Iterating global reduction 0 with 1 rules applied. Total rules applied 18 place count 60 transition count 63
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 59 transition count 62
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 59 transition count 62
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 21 place count 59 transition count 61
Applied a total of 21 rules in 37 ms. Remains 59 /69 variables (removed 10) and now considering 61/72 (removed 11) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 37 ms. Remains : 59/69 places, 61/72 transitions.
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in LTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 61 transition count 64
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 61 transition count 64
Applied a total of 16 rules in 2 ms. Remains 61 /69 variables (removed 8) and now considering 64/72 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 61/69 places, 64/72 transitions.
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 17 ms
[2023-03-19 17:27:40] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 63 transition count 66
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 63 transition count 66
Applied a total of 12 rules in 2 ms. Remains 63 /69 variables (removed 6) and now considering 66/72 (removed 6) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 63/69 places, 66/72 transitions.
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 15 ms
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Input system was already deterministic with 66 transitions.
Starting structural reductions in LTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 61 transition count 64
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 61 transition count 64
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 17 place count 60 transition count 63
Iterating global reduction 0 with 1 rules applied. Total rules applied 18 place count 60 transition count 63
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 59 transition count 62
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 59 transition count 62
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 21 place count 59 transition count 61
Applied a total of 21 rules in 18 ms. Remains 59 /69 variables (removed 10) and now considering 61/72 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 59/69 places, 61/72 transitions.
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in LTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 63 transition count 66
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 63 transition count 66
Applied a total of 12 rules in 2 ms. Remains 63 /69 variables (removed 6) and now considering 66/72 (removed 6) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 63/69 places, 66/72 transitions.
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Input system was already deterministic with 66 transitions.
Starting structural reductions in LTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 61 transition count 64
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 61 transition count 64
Applied a total of 16 rules in 2 ms. Remains 61 /69 variables (removed 8) and now considering 64/72 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 61/69 places, 64/72 transitions.
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 17 ms
[2023-03-19 17:27:40] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 61 transition count 64
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 61 transition count 64
Applied a total of 16 rules in 3 ms. Remains 61 /69 variables (removed 8) and now considering 64/72 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 61/69 places, 64/72 transitions.
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 16 ms
[2023-03-19 17:27:40] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 65 transition count 68
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 65 transition count 68
Applied a total of 8 rules in 1 ms. Remains 65 /69 variables (removed 4) and now considering 68/72 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 65/69 places, 68/72 transitions.
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 4 ms
[2023-03-19 17:27:40] [INFO ] Input system was already deterministic with 68 transitions.
Starting structural reductions in LTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 63 transition count 66
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 63 transition count 66
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 13 place count 62 transition count 65
Iterating global reduction 0 with 1 rules applied. Total rules applied 14 place count 62 transition count 65
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 15 place count 61 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 16 place count 61 transition count 64
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 17 place count 61 transition count 63
Applied a total of 17 rules in 3 ms. Remains 61 /69 variables (removed 8) and now considering 63/72 (removed 9) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 61/69 places, 63/72 transitions.
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 16 ms
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Input system was already deterministic with 63 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 61 transition count 64
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 61 transition count 64
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 17 place count 60 transition count 63
Iterating global reduction 0 with 1 rules applied. Total rules applied 18 place count 60 transition count 63
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 59 transition count 62
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 59 transition count 62
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 21 place count 59 transition count 61
Applied a total of 21 rules in 20 ms. Remains 59 /69 variables (removed 10) and now considering 61/72 (removed 11) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 59/69 places, 61/72 transitions.
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in LTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 63 transition count 66
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 63 transition count 66
Applied a total of 12 rules in 1 ms. Remains 63 /69 variables (removed 6) and now considering 66/72 (removed 6) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 63/69 places, 66/72 transitions.
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:41] [INFO ] Input system was already deterministic with 66 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 62 transition count 65
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 62 transition count 65
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 15 place count 61 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 16 place count 61 transition count 64
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 17 place count 60 transition count 63
Iterating global reduction 0 with 1 rules applied. Total rules applied 18 place count 60 transition count 63
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 19 place count 60 transition count 62
Applied a total of 19 rules in 6 ms. Remains 60 /69 variables (removed 9) and now considering 62/72 (removed 10) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 60/69 places, 62/72 transitions.
[2023-03-19 17:27:41] [INFO ] Flatten gal took : 16 ms
[2023-03-19 17:27:41] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:41] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in LTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 63 transition count 66
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 63 transition count 66
Applied a total of 12 rules in 1 ms. Remains 63 /69 variables (removed 6) and now considering 66/72 (removed 6) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 63/69 places, 66/72 transitions.
[2023-03-19 17:27:41] [INFO ] Flatten gal took : 16 ms
[2023-03-19 17:27:41] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:41] [INFO ] Input system was already deterministic with 66 transitions.
Starting structural reductions in LTL mode, iteration 0 : 69/69 places, 72/72 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 62 transition count 65
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 62 transition count 65
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 15 place count 61 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 16 place count 61 transition count 64
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 17 place count 60 transition count 63
Iterating global reduction 0 with 1 rules applied. Total rules applied 18 place count 60 transition count 63
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 19 place count 60 transition count 62
Applied a total of 19 rules in 3 ms. Remains 60 /69 variables (removed 9) and now considering 62/72 (removed 10) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 60/69 places, 62/72 transitions.
[2023-03-19 17:27:41] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:41] [INFO ] Flatten gal took : 2 ms
[2023-03-19 17:27:41] [INFO ] Input system was already deterministic with 62 transitions.
[2023-03-19 17:27:41] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:41] [INFO ] Flatten gal took : 3 ms
[2023-03-19 17:27:41] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-19 17:27:41] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 69 places, 72 transitions and 285 arcs took 0 ms.
Total runtime 9198 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SieveSingleMsgMbox-PT-d0m64
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA SieveSingleMsgMbox-PT-d0m64-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m64-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m64-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m64-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m64-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m64-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m64-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m64-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d0m64-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679247031960

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 1 (type EXCL) for 0 SieveSingleMsgMbox-PT-d0m64-CTLFireability-00
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/225 4/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-00 860003 m, 172000 m/sec, 3542961 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/225 8/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-00 1863359 m, 200671 m/sec, 7565452 t fired, .

Time elapsed: 10 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/225 12/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-00 2813521 m, 190032 m/sec, 11265305 t fired, .

Time elapsed: 15 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/225 16/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-00 3784415 m, 194178 m/sec, 15023622 t fired, .

Time elapsed: 20 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/225 21/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-00 4858306 m, 214778 m/sec, 19105061 t fired, .

Time elapsed: 25 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/225 25/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-00 5849410 m, 198220 m/sec, 22857607 t fired, .

Time elapsed: 30 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/225 29/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-00 6796430 m, 189404 m/sec, 26452148 t fired, .

Time elapsed: 35 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 SieveSingleMsgMbox-PT-d0m64-CTLFireability-15
lola: time limit : 237 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/237 9/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-15 2002624 m, 400524 m/sec, 4614489 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/237 16/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-15 3838473 m, 367169 m/sec, 9054547 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/237 23/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-15 5489728 m, 330251 m/sec, 13119485 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/237 31/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-15 7304523 m, 362959 m/sec, 17618940 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 SieveSingleMsgMbox-PT-d0m64-CTLFireability-14
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-14
lola: result : false
lola: markings : 34
lola: fired transitions : 94
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 SieveSingleMsgMbox-PT-d0m64-CTLFireability-12
lola: time limit : 271 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-12
lola: result : false
lola: markings : 248
lola: fired transitions : 357
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 SieveSingleMsgMbox-PT-d0m64-CTLFireability-10
lola: time limit : 294 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-10
lola: result : true
lola: markings : 30
lola: fired transitions : 80
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 SieveSingleMsgMbox-PT-d0m64-CTLFireability-09
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-09
lola: result : false
lola: markings : 40
lola: fired transitions : 73
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 SieveSingleMsgMbox-PT-d0m64-CTLFireability-08
lola: time limit : 353 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/353 9/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-08 2095480 m, 419096 m/sec, 3267155 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/353 18/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-08 4021929 m, 385289 m/sec, 6394568 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/353 26/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-08 5967041 m, 389022 m/sec, 9515926 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 SieveSingleMsgMbox-PT-d0m64-CTLFireability-07
lola: time limit : 390 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/390 8/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-07 1819454 m, 363890 m/sec, 4636614 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/390 15/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-07 3597434 m, 355596 m/sec, 9325540 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/390 22/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-07 5216848 m, 323882 m/sec, 13647614 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/390 29/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-07 6906866 m, 338003 m/sec, 18172091 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 SieveSingleMsgMbox-PT-d0m64-CTLFireability-06
lola: time limit : 436 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-06
lola: result : false
lola: markings : 12
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 SieveSingleMsgMbox-PT-d0m64-CTLFireability-05
lola: time limit : 498 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-05
lola: result : false
lola: markings : 13
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 SieveSingleMsgMbox-PT-d0m64-CTLFireability-04
lola: time limit : 581 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/581 8/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-04 1849710 m, 369942 m/sec, 4241238 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/581 15/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-04 3521491 m, 334356 m/sec, 8271588 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/581 23/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-04 5341847 m, 364071 m/sec, 12744565 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/581 31/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-04 7233837 m, 378398 m/sec, 17416188 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 SieveSingleMsgMbox-PT-d0m64-CTLFireability-01
lola: time limit : 693 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-01
lola: result : true
lola: markings : 394
lola: fired transitions : 1310
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 33 SieveSingleMsgMbox-PT-d0m64-CTLFireability-11
lola: time limit : 866 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 AGEF EXCL 5/866 13/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-11 3352048 m, 670409 m/sec, 4528503 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 AGEF EXCL 10/866 25/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-11 6423047 m, 614199 m/sec, 9011312 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 49 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 9 SieveSingleMsgMbox-PT-d0m64-CTLFireability-03
lola: time limit : 1150 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-03
lola: result : false
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 SieveSingleMsgMbox-PT-d0m64-CTLFireability-02
lola: time limit : 1725 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-02
lola: result : false
lola: markings : 13
lola: fired transitions : 59
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 SieveSingleMsgMbox-PT-d0m64-CTLFireability-13
lola: time limit : 3450 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG true tscc_search
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/3450 9/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-13 2154061 m, 430812 m/sec, 4813160 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG true tscc_search
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/3450 18/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-13 4138040 m, 396795 m/sec, 9511799 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG true tscc_search
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/3450 26/32 SieveSingleMsgMbox-PT-d0m64-CTLFireability-13 6074219 m, 387235 m/sec, 14187974 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for SieveSingleMsgMbox-PT-d0m64-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG true tscc_search
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d0m64-CTLFireability-00: CTL unknown AGGR
SieveSingleMsgMbox-PT-d0m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-02: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-03: EFAG true tscc_search
SieveSingleMsgMbox-PT-d0m64-CTLFireability-04: CTL unknown AGGR
SieveSingleMsgMbox-PT-d0m64-CTLFireability-05: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-07: CTL unknown AGGR
SieveSingleMsgMbox-PT-d0m64-CTLFireability-08: CTL unknown AGGR
SieveSingleMsgMbox-PT-d0m64-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-11: EFAG unknown AGGR
SieveSingleMsgMbox-PT-d0m64-CTLFireability-12: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-13: CTL unknown AGGR
SieveSingleMsgMbox-PT-d0m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d0m64-CTLFireability-15: CTL unknown AGGR


Time elapsed: 170 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SieveSingleMsgMbox-PT-d0m64"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SieveSingleMsgMbox-PT-d0m64, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-tajo-167905976700386"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SieveSingleMsgMbox-PT-d0m64.tgz
mv SieveSingleMsgMbox-PT-d0m64 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;