About the Execution of LoLa+red for ShieldRVt-PT-100A
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16218.168 | 193233.00 | 226024.00 | 6837.60 | ???????T?TTT??TT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976600338.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ShieldRVt-PT-100A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976600338
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 724K
-rw-r--r-- 1 mcc users 6.9K Feb 26 01:17 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K Feb 26 01:17 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K Feb 26 00:27 CTLFireability.txt
-rw-r--r-- 1 mcc users 36K Feb 26 00:27 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Feb 25 17:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 17:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 02:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 145K Feb 26 02:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 01:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 26 01:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 273K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-00
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-01
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-02
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-03
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-04
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-05
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-06
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-07
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-08
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-09
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-10
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-11
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-12
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-13
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-14
FORMULA_NAME ShieldRVt-PT-100A-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679246359870
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldRVt-PT-100A
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 17:19:21] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 17:19:21] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 17:19:21] [INFO ] Load time of PNML (sax parser for PT used): 92 ms
[2023-03-19 17:19:21] [INFO ] Transformed 803 places.
[2023-03-19 17:19:21] [INFO ] Transformed 803 transitions.
[2023-03-19 17:19:21] [INFO ] Found NUPN structural information;
[2023-03-19 17:19:21] [INFO ] Parsed PT model containing 803 places and 803 transitions and 3406 arcs in 163 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Support contains 133 out of 803 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Applied a total of 0 rules in 64 ms. Remains 803 /803 variables (removed 0) and now considering 802/802 (removed 0) transitions.
// Phase 1: matrix 802 rows 803 cols
[2023-03-19 17:19:21] [INFO ] Computed 401 place invariants in 39 ms
[2023-03-19 17:19:22] [INFO ] Implicit Places using invariants in 532 ms returned []
[2023-03-19 17:19:22] [INFO ] Invariant cache hit.
[2023-03-19 17:19:22] [INFO ] Implicit Places using invariants and state equation in 668 ms returned []
Implicit Place search using SMT with State Equation took 1228 ms to find 0 implicit places.
[2023-03-19 17:19:22] [INFO ] Invariant cache hit.
[2023-03-19 17:19:23] [INFO ] Dead Transitions using invariants and state equation in 485 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1782 ms. Remains : 803/803 places, 802/802 transitions.
Support contains 133 out of 803 places after structural reductions.
[2023-03-19 17:19:23] [INFO ] Flatten gal took : 160 ms
[2023-03-19 17:19:23] [INFO ] Flatten gal took : 84 ms
[2023-03-19 17:19:24] [INFO ] Input system was already deterministic with 802 transitions.
Support contains 124 out of 803 places (down from 133) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 520 ms. (steps per millisecond=19 ) properties (out of 55) seen :9
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 45) seen :0
Running SMT prover for 45 properties.
[2023-03-19 17:19:25] [INFO ] Invariant cache hit.
[2023-03-19 17:19:25] [INFO ] [Real]Absence check using 401 positive place invariants in 56 ms returned sat
[2023-03-19 17:19:26] [INFO ] After 1042ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:45
[2023-03-19 17:19:26] [INFO ] [Nat]Absence check using 401 positive place invariants in 63 ms returned sat
[2023-03-19 17:19:32] [INFO ] After 5405ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :45
[2023-03-19 17:19:38] [INFO ] After 11249ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :45
Attempting to minimize the solution found.
Minimization took 5372 ms.
[2023-03-19 17:19:43] [INFO ] After 17848ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :45
Parikh walk visited 0 properties in 4015 ms.
Support contains 108 out of 803 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 803/803 places, 802/802 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 802 transition count 801
Partial Free-agglomeration rule applied 80 times.
Drop transitions removed 80 transitions
Iterating global reduction 0 with 80 rules applied. Total rules applied 82 place count 802 transition count 801
Drop transitions removed 80 transitions
Redundant transition composition rules discarded 80 transitions
Iterating global reduction 0 with 80 rules applied. Total rules applied 162 place count 802 transition count 721
Applied a total of 162 rules in 197 ms. Remains 802 /803 variables (removed 1) and now considering 721/802 (removed 81) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 198 ms. Remains : 802/803 places, 721/802 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 363 ms. (steps per millisecond=27 ) properties (out of 45) seen :12
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Running SMT prover for 33 properties.
// Phase 1: matrix 721 rows 802 cols
[2023-03-19 17:19:48] [INFO ] Computed 401 place invariants in 4 ms
[2023-03-19 17:19:49] [INFO ] [Real]Absence check using 401 positive place invariants in 51 ms returned sat
[2023-03-19 17:19:49] [INFO ] After 572ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:33
[2023-03-19 17:19:50] [INFO ] [Nat]Absence check using 401 positive place invariants in 60 ms returned sat
[2023-03-19 17:19:55] [INFO ] After 4834ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :33
[2023-03-19 17:19:55] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-19 17:19:58] [INFO ] After 3229ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :33
[2023-03-19 17:20:02] [INFO ] After 7019ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :33
Attempting to minimize the solution found.
Minimization took 3258 ms.
[2023-03-19 17:20:05] [INFO ] After 15965ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :33
Parikh walk visited 0 properties in 2708 ms.
Support contains 79 out of 802 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 802/802 places, 721/721 transitions.
Partial Free-agglomeration rule applied 7 times.
Drop transitions removed 7 transitions
Iterating global reduction 0 with 7 rules applied. Total rules applied 7 place count 802 transition count 721
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 802 transition count 714
Applied a total of 14 rules in 82 ms. Remains 802 /802 variables (removed 0) and now considering 714/721 (removed 7) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 82 ms. Remains : 802/802 places, 714/721 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 489 ms. (steps per millisecond=20 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Interrupted probabilistic random walk after 191329 steps, run timeout after 3001 ms. (steps per millisecond=63 ) properties seen :{0=1, 1=1, 2=1, 3=1, 4=1, 5=1, 6=1, 7=1, 8=1, 9=1, 10=1, 11=1, 12=1, 14=1, 15=1, 16=1, 17=1, 18=1, 19=1, 20=1, 21=1, 22=1, 23=1, 24=1, 25=1, 26=1, 27=1, 28=1, 29=1, 30=1, 31=1, 32=1}
Probabilistic random walk after 191329 steps, saw 189910 distinct states, run finished after 3017 ms. (steps per millisecond=63 ) properties seen :32
Running SMT prover for 1 properties.
// Phase 1: matrix 714 rows 802 cols
[2023-03-19 17:20:12] [INFO ] Computed 401 place invariants in 4 ms
[2023-03-19 17:20:12] [INFO ] [Real]Absence check using 401 positive place invariants in 48 ms returned sat
[2023-03-19 17:20:12] [INFO ] After 491ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:20:12] [INFO ] [Nat]Absence check using 401 positive place invariants in 60 ms returned sat
[2023-03-19 17:20:13] [INFO ] After 322ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:20:13] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-19 17:20:13] [INFO ] After 41ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:20:13] [INFO ] After 99ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 36 ms.
[2023-03-19 17:20:13] [INFO ] After 667ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 34 ms.
Support contains 11 out of 802 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 802/802 places, 714/714 transitions.
Partial Free-agglomeration rule applied 12 times.
Drop transitions removed 12 transitions
Iterating global reduction 0 with 12 rules applied. Total rules applied 12 place count 802 transition count 714
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 802 transition count 702
Applied a total of 24 rules in 131 ms. Remains 802 /802 variables (removed 0) and now considering 702/714 (removed 12) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 132 ms. Remains : 802/802 places, 702/714 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 128 ms. (steps per millisecond=78 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 76 ms. (steps per millisecond=131 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 309392 steps, run timeout after 3007 ms. (steps per millisecond=102 ) properties seen :{}
Probabilistic random walk after 309392 steps, saw 307025 distinct states, run finished after 3008 ms. (steps per millisecond=102 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 702 rows 802 cols
[2023-03-19 17:20:16] [INFO ] Computed 401 place invariants in 7 ms
[2023-03-19 17:20:16] [INFO ] [Real]Absence check using 401 positive place invariants in 81 ms returned sat
[2023-03-19 17:20:17] [INFO ] After 620ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:20:17] [INFO ] [Nat]Absence check using 401 positive place invariants in 99 ms returned sat
[2023-03-19 17:20:17] [INFO ] After 368ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:20:17] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-19 17:20:17] [INFO ] After 81ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:20:18] [INFO ] After 199ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 56 ms.
[2023-03-19 17:20:18] [INFO ] After 869ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 23 ms.
Support contains 11 out of 802 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 802/802 places, 702/702 transitions.
Applied a total of 0 rules in 34 ms. Remains 802 /802 variables (removed 0) and now considering 702/702 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 34 ms. Remains : 802/802 places, 702/702 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 802/802 places, 702/702 transitions.
Applied a total of 0 rules in 28 ms. Remains 802 /802 variables (removed 0) and now considering 702/702 (removed 0) transitions.
[2023-03-19 17:20:18] [INFO ] Invariant cache hit.
[2023-03-19 17:20:18] [INFO ] Implicit Places using invariants in 587 ms returned [795]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 589 ms to find 1 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 801/802 places, 702/702 transitions.
Applied a total of 0 rules in 23 ms. Remains 801 /801 variables (removed 0) and now considering 702/702 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 642 ms. Remains : 801/802 places, 702/702 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 73 ms. (steps per millisecond=136 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 97 ms. (steps per millisecond=103 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 361134 steps, run timeout after 3003 ms. (steps per millisecond=120 ) properties seen :{}
Probabilistic random walk after 361134 steps, saw 358295 distinct states, run finished after 3005 ms. (steps per millisecond=120 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 702 rows 801 cols
[2023-03-19 17:20:22] [INFO ] Computed 400 place invariants in 5 ms
[2023-03-19 17:20:22] [INFO ] [Real]Absence check using 400 positive place invariants in 61 ms returned sat
[2023-03-19 17:20:22] [INFO ] After 217ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:20:22] [INFO ] [Nat]Absence check using 400 positive place invariants in 47 ms returned sat
[2023-03-19 17:20:22] [INFO ] After 412ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:20:22] [INFO ] After 479ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 40 ms.
[2023-03-19 17:20:22] [INFO ] After 697ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 23 ms.
Support contains 11 out of 801 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 801/801 places, 702/702 transitions.
Applied a total of 0 rules in 28 ms. Remains 801 /801 variables (removed 0) and now considering 702/702 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 28 ms. Remains : 801/801 places, 702/702 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 801/801 places, 702/702 transitions.
Applied a total of 0 rules in 24 ms. Remains 801 /801 variables (removed 0) and now considering 702/702 (removed 0) transitions.
[2023-03-19 17:20:23] [INFO ] Invariant cache hit.
[2023-03-19 17:20:23] [INFO ] Implicit Places using invariants in 562 ms returned []
[2023-03-19 17:20:23] [INFO ] Invariant cache hit.
[2023-03-19 17:20:24] [INFO ] Implicit Places using invariants and state equation in 841 ms returned []
Implicit Place search using SMT with State Equation took 1420 ms to find 0 implicit places.
[2023-03-19 17:20:24] [INFO ] Redundant transitions in 26 ms returned []
[2023-03-19 17:20:24] [INFO ] Invariant cache hit.
[2023-03-19 17:20:25] [INFO ] Dead Transitions using invariants and state equation in 525 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2013 ms. Remains : 801/801 places, 702/702 transitions.
Applied a total of 0 rules in 18 ms. Remains 801 /801 variables (removed 0) and now considering 702/702 (removed 0) transitions.
Running SMT prover for 1 properties.
[2023-03-19 17:20:25] [INFO ] Invariant cache hit.
[2023-03-19 17:20:25] [INFO ] [Real]Absence check using 400 positive place invariants in 57 ms returned sat
[2023-03-19 17:20:25] [INFO ] After 192ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 17:20:25] [INFO ] [Nat]Absence check using 400 positive place invariants in 46 ms returned sat
[2023-03-19 17:20:25] [INFO ] After 292ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 17:20:25] [INFO ] After 374ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 53 ms.
[2023-03-19 17:20:25] [INFO ] After 600ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
[2023-03-19 17:20:25] [INFO ] Flatten gal took : 104 ms
[2023-03-19 17:20:26] [INFO ] Flatten gal took : 54 ms
[2023-03-19 17:20:26] [INFO ] Input system was already deterministic with 802 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Applied a total of 0 rules in 18 ms. Remains 803 /803 variables (removed 0) and now considering 802/802 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 803/803 places, 802/802 transitions.
[2023-03-19 17:20:26] [INFO ] Flatten gal took : 48 ms
[2023-03-19 17:20:26] [INFO ] Flatten gal took : 50 ms
[2023-03-19 17:20:26] [INFO ] Input system was already deterministic with 802 transitions.
Starting structural reductions in LTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Applied a total of 0 rules in 13 ms. Remains 803 /803 variables (removed 0) and now considering 802/802 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 803/803 places, 802/802 transitions.
[2023-03-19 17:20:26] [INFO ] Flatten gal took : 35 ms
[2023-03-19 17:20:26] [INFO ] Flatten gal took : 34 ms
[2023-03-19 17:20:26] [INFO ] Input system was already deterministic with 802 transitions.
Starting structural reductions in LTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Applied a total of 0 rules in 14 ms. Remains 803 /803 variables (removed 0) and now considering 802/802 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 803/803 places, 802/802 transitions.
[2023-03-19 17:20:26] [INFO ] Flatten gal took : 33 ms
[2023-03-19 17:20:26] [INFO ] Flatten gal took : 32 ms
[2023-03-19 17:20:26] [INFO ] Input system was already deterministic with 802 transitions.
Starting structural reductions in LTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Applied a total of 0 rules in 12 ms. Remains 803 /803 variables (removed 0) and now considering 802/802 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 803/803 places, 802/802 transitions.
[2023-03-19 17:20:26] [INFO ] Flatten gal took : 35 ms
[2023-03-19 17:20:26] [INFO ] Flatten gal took : 36 ms
[2023-03-19 17:20:26] [INFO ] Input system was already deterministic with 802 transitions.
Starting structural reductions in LTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Applied a total of 0 rules in 12 ms. Remains 803 /803 variables (removed 0) and now considering 802/802 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 803/803 places, 802/802 transitions.
[2023-03-19 17:20:26] [INFO ] Flatten gal took : 34 ms
[2023-03-19 17:20:26] [INFO ] Flatten gal took : 35 ms
[2023-03-19 17:20:27] [INFO ] Input system was already deterministic with 802 transitions.
Starting structural reductions in LTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Applied a total of 0 rules in 11 ms. Remains 803 /803 variables (removed 0) and now considering 802/802 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 803/803 places, 802/802 transitions.
[2023-03-19 17:20:27] [INFO ] Flatten gal took : 30 ms
[2023-03-19 17:20:27] [INFO ] Flatten gal took : 33 ms
[2023-03-19 17:20:27] [INFO ] Input system was already deterministic with 802 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 802 transition count 801
Applied a total of 2 rules in 43 ms. Remains 802 /803 variables (removed 1) and now considering 801/802 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 43 ms. Remains : 802/803 places, 801/802 transitions.
[2023-03-19 17:20:27] [INFO ] Flatten gal took : 34 ms
[2023-03-19 17:20:27] [INFO ] Flatten gal took : 35 ms
[2023-03-19 17:20:27] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 802 transition count 801
Applied a total of 2 rules in 42 ms. Remains 802 /803 variables (removed 1) and now considering 801/802 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 42 ms. Remains : 802/803 places, 801/802 transitions.
[2023-03-19 17:20:27] [INFO ] Flatten gal took : 34 ms
[2023-03-19 17:20:27] [INFO ] Flatten gal took : 35 ms
[2023-03-19 17:20:27] [INFO ] Input system was already deterministic with 801 transitions.
Finished random walk after 164 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=82 )
FORMULA ShieldRVt-PT-100A-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Applied a total of 0 rules in 14 ms. Remains 803 /803 variables (removed 0) and now considering 802/802 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 803/803 places, 802/802 transitions.
[2023-03-19 17:20:27] [INFO ] Flatten gal took : 34 ms
[2023-03-19 17:20:27] [INFO ] Flatten gal took : 34 ms
[2023-03-19 17:20:27] [INFO ] Input system was already deterministic with 802 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 802 transition count 801
Applied a total of 2 rules in 41 ms. Remains 802 /803 variables (removed 1) and now considering 801/802 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 41 ms. Remains : 802/803 places, 801/802 transitions.
[2023-03-19 17:20:27] [INFO ] Flatten gal took : 33 ms
[2023-03-19 17:20:27] [INFO ] Flatten gal took : 34 ms
[2023-03-19 17:20:27] [INFO ] Input system was already deterministic with 801 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 78 ms. (steps per millisecond=128 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 1) seen :0
Finished probabilistic random walk after 5534 steps, run visited all 1 properties in 58 ms. (steps per millisecond=95 )
Probabilistic random walk after 5534 steps, saw 5367 distinct states, run finished after 59 ms. (steps per millisecond=93 ) properties seen :1
FORMULA ShieldRVt-PT-100A-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 802 transition count 801
Applied a total of 2 rules in 42 ms. Remains 802 /803 variables (removed 1) and now considering 801/802 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 42 ms. Remains : 802/803 places, 801/802 transitions.
[2023-03-19 17:20:28] [INFO ] Flatten gal took : 28 ms
[2023-03-19 17:20:28] [INFO ] Flatten gal took : 30 ms
[2023-03-19 17:20:28] [INFO ] Input system was already deterministic with 801 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 1) seen :0
Finished probabilistic random walk after 5118 steps, run visited all 1 properties in 49 ms. (steps per millisecond=104 )
Probabilistic random walk after 5118 steps, saw 4958 distinct states, run finished after 50 ms. (steps per millisecond=102 ) properties seen :1
FORMULA ShieldRVt-PT-100A-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in LTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Applied a total of 0 rules in 12 ms. Remains 803 /803 variables (removed 0) and now considering 802/802 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 803/803 places, 802/802 transitions.
[2023-03-19 17:20:28] [INFO ] Flatten gal took : 32 ms
[2023-03-19 17:20:28] [INFO ] Flatten gal took : 31 ms
[2023-03-19 17:20:28] [INFO ] Input system was already deterministic with 802 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 802 transition count 801
Applied a total of 2 rules in 31 ms. Remains 802 /803 variables (removed 1) and now considering 801/802 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 802/803 places, 801/802 transitions.
[2023-03-19 17:20:28] [INFO ] Flatten gal took : 27 ms
[2023-03-19 17:20:28] [INFO ] Flatten gal took : 28 ms
[2023-03-19 17:20:28] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 802 transition count 801
Applied a total of 2 rules in 29 ms. Remains 802 /803 variables (removed 1) and now considering 801/802 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 29 ms. Remains : 802/803 places, 801/802 transitions.
[2023-03-19 17:20:28] [INFO ] Flatten gal took : 27 ms
[2023-03-19 17:20:28] [INFO ] Flatten gal took : 27 ms
[2023-03-19 17:20:28] [INFO ] Input system was already deterministic with 801 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 802 transition count 801
Applied a total of 2 rules in 28 ms. Remains 802 /803 variables (removed 1) and now considering 801/802 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 28 ms. Remains : 802/803 places, 801/802 transitions.
[2023-03-19 17:20:28] [INFO ] Flatten gal took : 26 ms
[2023-03-19 17:20:28] [INFO ] Flatten gal took : 27 ms
[2023-03-19 17:20:28] [INFO ] Input system was already deterministic with 801 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 1) seen :0
Finished probabilistic random walk after 23820 steps, run visited all 1 properties in 186 ms. (steps per millisecond=128 )
Probabilistic random walk after 23820 steps, saw 22992 distinct states, run finished after 187 ms. (steps per millisecond=127 ) properties seen :1
FORMULA ShieldRVt-PT-100A-CTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 803/803 places, 802/802 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 802 transition count 801
Applied a total of 2 rules in 28 ms. Remains 802 /803 variables (removed 1) and now considering 801/802 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 28 ms. Remains : 802/803 places, 801/802 transitions.
[2023-03-19 17:20:29] [INFO ] Flatten gal took : 27 ms
[2023-03-19 17:20:29] [INFO ] Flatten gal took : 28 ms
[2023-03-19 17:20:29] [INFO ] Input system was already deterministic with 801 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 1) seen :0
Finished probabilistic random walk after 30694 steps, run visited all 1 properties in 252 ms. (steps per millisecond=121 )
Probabilistic random walk after 30694 steps, saw 29805 distinct states, run finished after 253 ms. (steps per millisecond=121 ) properties seen :1
FORMULA ShieldRVt-PT-100A-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
[2023-03-19 17:20:29] [INFO ] Flatten gal took : 32 ms
[2023-03-19 17:20:29] [INFO ] Flatten gal took : 38 ms
[2023-03-19 17:20:29] [INFO ] Export to MCC of 11 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-19 17:20:29] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 803 places, 802 transitions and 3404 arcs took 8 ms.
Total runtime 68378 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ShieldRVt-PT-100A
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA ShieldRVt-PT-100A-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679246553103
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 8 (type EXCL) for 7 ShieldRVt-PT-100A-CTLFireability-01
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 5/299 5/32 ShieldRVt-PT-100A-CTLFireability-01 424708 m, 84941 m/sec, 1293026 t fired, .
Time elapsed: 6 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 10/299 12/32 ShieldRVt-PT-100A-CTLFireability-01 967329 m, 108524 m/sec, 2945767 t fired, .
Time elapsed: 11 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 15/299 18/32 ShieldRVt-PT-100A-CTLFireability-01 1479685 m, 102471 m/sec, 4506340 t fired, .
Time elapsed: 16 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 20/299 24/32 ShieldRVt-PT-100A-CTLFireability-01 1990748 m, 102212 m/sec, 6062971 t fired, .
Time elapsed: 21 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 25/299 30/32 ShieldRVt-PT-100A-CTLFireability-01 2517168 m, 105284 m/sec, 7666380 t fired, .
Time elapsed: 26 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 8 (type EXCL) for ShieldRVt-PT-100A-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 29 (type EXCL) for 28 ShieldRVt-PT-100A-CTLFireability-11
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for ShieldRVt-PT-100A-CTLFireability-11
lola: result : true
lola: markings : 300
lola: fired transitions : 299
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 ShieldRVt-PT-100A-CTLFireability-08
lola: time limit : 356 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/356 12/32 ShieldRVt-PT-100A-CTLFireability-08 1017650 m, 203530 m/sec, 1018655 t fired, .
Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/356 26/32 ShieldRVt-PT-100A-CTLFireability-08 2140444 m, 224558 m/sec, 2141449 t fired, .
Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 26 (type EXCL) for ShieldRVt-PT-100A-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 20 (type EXCL) for 19 ShieldRVt-PT-100A-CTLFireability-05
lola: time limit : 394 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/394 12/32 ShieldRVt-PT-100A-CTLFireability-05 1219956 m, 243991 m/sec, 1240163 t fired, .
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/394 25/32 ShieldRVt-PT-100A-CTLFireability-05 2481442 m, 252297 m/sec, 2501648 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 20 (type EXCL) for ShieldRVt-PT-100A-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 17 (type EXCL) for 16 ShieldRVt-PT-100A-CTLFireability-04
lola: time limit : 442 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/442 6/32 ShieldRVt-PT-100A-CTLFireability-04 510425 m, 102085 m/sec, 1020845 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/442 12/32 ShieldRVt-PT-100A-CTLFireability-04 1020300 m, 101975 m/sec, 2040595 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/442 18/32 ShieldRVt-PT-100A-CTLFireability-04 1510010 m, 97942 m/sec, 3020015 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/442 21/32 ShieldRVt-PT-100A-CTLFireability-04 1728678 m, 43733 m/sec, 3457350 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/442 23/32 ShieldRVt-PT-100A-CTLFireability-04 1936105 m, 41485 m/sec, 3872206 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/442 26/32 ShieldRVt-PT-100A-CTLFireability-04 2204562 m, 53691 m/sec, 4409118 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/442 29/32 ShieldRVt-PT-100A-CTLFireability-04 2415350 m, 42157 m/sec, 4830695 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/442 32/32 ShieldRVt-PT-100A-CTLFireability-04 2666058 m, 50141 m/sec, 5332112 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 17 (type EXCL) for ShieldRVt-PT-100A-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 14 (type EXCL) for 13 ShieldRVt-PT-100A-CTLFireability-03
lola: time limit : 499 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/499 3/32 ShieldRVt-PT-100A-CTLFireability-03 252905 m, 50581 m/sec, 253820 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-100A-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-100A-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-100A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-06: SP ECTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-100A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-100A-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/499 5/32 ShieldRVt-PT-100A-CTLFireability-03 441945 m, 37808 m/sec, 442859 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 555 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-100A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ShieldRVt-PT-100A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-tajo-167905976600338"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-100A.tgz
mv ShieldRVt-PT-100A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;