About the Execution of LoLa+red for ShieldRVt-PT-040B
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
4163.136 | 555757.00 | 621206.00 | 1008.20 | TTFT?FFFTT?F???F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976600314.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.......................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ShieldRVt-PT-040B, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976600314
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 952K
-rw-r--r-- 1 mcc users 9.3K Feb 25 23:10 CTLCardinality.txt
-rw-r--r-- 1 mcc users 110K Feb 25 23:10 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 25 23:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 25 23:10 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 17:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 17:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 23:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Feb 25 23:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 25 23:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 37K Feb 25 23:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 489K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-00
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-01
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-02
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-03
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-04
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-05
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-06
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-07
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-08
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-09
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-10
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-11
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-12
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-13
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-14
FORMULA_NAME ShieldRVt-PT-040B-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679245922802
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldRVt-PT-040B
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 17:12:04] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 17:12:04] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 17:12:04] [INFO ] Load time of PNML (sax parser for PT used): 88 ms
[2023-03-19 17:12:04] [INFO ] Transformed 2003 places.
[2023-03-19 17:12:04] [INFO ] Transformed 2003 transitions.
[2023-03-19 17:12:04] [INFO ] Found NUPN structural information;
[2023-03-19 17:12:04] [INFO ] Parsed PT model containing 2003 places and 2003 transitions and 4726 arcs in 178 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 141 out of 2003 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2003/2003 places, 2003/2003 transitions.
Discarding 399 places :
Symmetric choice reduction at 0 with 399 rule applications. Total rules 399 place count 1604 transition count 1604
Iterating global reduction 0 with 399 rules applied. Total rules applied 798 place count 1604 transition count 1604
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 799 place count 1603 transition count 1603
Iterating global reduction 0 with 1 rules applied. Total rules applied 800 place count 1603 transition count 1603
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 801 place count 1602 transition count 1602
Iterating global reduction 0 with 1 rules applied. Total rules applied 802 place count 1602 transition count 1602
Applied a total of 802 rules in 517 ms. Remains 1602 /2003 variables (removed 401) and now considering 1602/2003 (removed 401) transitions.
// Phase 1: matrix 1602 rows 1602 cols
[2023-03-19 17:12:05] [INFO ] Computed 161 place invariants in 41 ms
[2023-03-19 17:12:06] [INFO ] Implicit Places using invariants in 582 ms returned []
[2023-03-19 17:12:06] [INFO ] Invariant cache hit.
[2023-03-19 17:12:07] [INFO ] Implicit Places using invariants and state equation in 1088 ms returned []
Implicit Place search using SMT with State Equation took 1696 ms to find 0 implicit places.
[2023-03-19 17:12:07] [INFO ] Invariant cache hit.
[2023-03-19 17:12:08] [INFO ] Dead Transitions using invariants and state equation in 869 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1602/2003 places, 1602/2003 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3089 ms. Remains : 1602/2003 places, 1602/2003 transitions.
Support contains 141 out of 1602 places after structural reductions.
[2023-03-19 17:12:08] [INFO ] Flatten gal took : 117 ms
[2023-03-19 17:12:08] [INFO ] Flatten gal took : 55 ms
[2023-03-19 17:12:08] [INFO ] Input system was already deterministic with 1602 transitions.
Support contains 137 out of 1602 places (down from 141) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 604 ms. (steps per millisecond=16 ) properties (out of 85) seen :41
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Running SMT prover for 44 properties.
[2023-03-19 17:12:09] [INFO ] Invariant cache hit.
[2023-03-19 17:12:11] [INFO ] After 1297ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:44
[2023-03-19 17:12:12] [INFO ] [Nat]Absence check using 161 positive place invariants in 91 ms returned sat
[2023-03-19 17:12:17] [INFO ] After 4370ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :44
[2023-03-19 17:12:18] [INFO ] Deduced a trap composed of 33 places in 255 ms of which 5 ms to minimize.
[2023-03-19 17:12:18] [INFO ] Deduced a trap composed of 33 places in 259 ms of which 1 ms to minimize.
[2023-03-19 17:12:18] [INFO ] Deduced a trap composed of 60 places in 301 ms of which 1 ms to minimize.
[2023-03-19 17:12:19] [INFO ] Deduced a trap composed of 59 places in 231 ms of which 1 ms to minimize.
[2023-03-19 17:12:19] [INFO ] Deduced a trap composed of 32 places in 214 ms of which 2 ms to minimize.
[2023-03-19 17:12:19] [INFO ] Deduced a trap composed of 59 places in 186 ms of which 1 ms to minimize.
[2023-03-19 17:12:19] [INFO ] Deduced a trap composed of 75 places in 234 ms of which 1 ms to minimize.
[2023-03-19 17:12:20] [INFO ] Deduced a trap composed of 71 places in 244 ms of which 1 ms to minimize.
[2023-03-19 17:12:20] [INFO ] Deduced a trap composed of 36 places in 161 ms of which 1 ms to minimize.
[2023-03-19 17:12:20] [INFO ] Deduced a trap composed of 59 places in 223 ms of which 1 ms to minimize.
[2023-03-19 17:12:20] [INFO ] Trap strengthening (SAT) tested/added 11/10 trap constraints in 2964 ms
[2023-03-19 17:12:21] [INFO ] Deduced a trap composed of 48 places in 185 ms of which 1 ms to minimize.
[2023-03-19 17:12:21] [INFO ] Deduced a trap composed of 65 places in 186 ms of which 1 ms to minimize.
[2023-03-19 17:12:21] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 540 ms
[2023-03-19 17:12:21] [INFO ] Deduced a trap composed of 36 places in 165 ms of which 0 ms to minimize.
[2023-03-19 17:12:21] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 266 ms
[2023-03-19 17:12:23] [INFO ] Deduced a trap composed of 43 places in 222 ms of which 1 ms to minimize.
[2023-03-19 17:12:23] [INFO ] Deduced a trap composed of 42 places in 155 ms of which 1 ms to minimize.
[2023-03-19 17:12:23] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 545 ms
[2023-03-19 17:12:23] [INFO ] Deduced a trap composed of 47 places in 193 ms of which 1 ms to minimize.
[2023-03-19 17:12:23] [INFO ] Deduced a trap composed of 54 places in 192 ms of which 1 ms to minimize.
[2023-03-19 17:12:24] [INFO ] Deduced a trap composed of 46 places in 148 ms of which 1 ms to minimize.
[2023-03-19 17:12:24] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 756 ms
[2023-03-19 17:12:24] [INFO ] Deduced a trap composed of 34 places in 202 ms of which 3 ms to minimize.
[2023-03-19 17:12:24] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 306 ms
[2023-03-19 17:12:25] [INFO ] Deduced a trap composed of 46 places in 132 ms of which 0 ms to minimize.
[2023-03-19 17:12:25] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 236 ms
[2023-03-19 17:12:25] [INFO ] Deduced a trap composed of 45 places in 168 ms of which 1 ms to minimize.
[2023-03-19 17:12:25] [INFO ] Deduced a trap composed of 49 places in 200 ms of which 1 ms to minimize.
[2023-03-19 17:12:26] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 550 ms
[2023-03-19 17:12:26] [INFO ] Deduced a trap composed of 61 places in 216 ms of which 1 ms to minimize.
[2023-03-19 17:12:26] [INFO ] Deduced a trap composed of 62 places in 212 ms of which 1 ms to minimize.
[2023-03-19 17:12:26] [INFO ] Deduced a trap composed of 56 places in 210 ms of which 0 ms to minimize.
[2023-03-19 17:12:26] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 859 ms
[2023-03-19 17:12:28] [INFO ] Deduced a trap composed of 52 places in 180 ms of which 1 ms to minimize.
[2023-03-19 17:12:28] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 325 ms
[2023-03-19 17:12:29] [INFO ] Deduced a trap composed of 26 places in 206 ms of which 1 ms to minimize.
[2023-03-19 17:12:29] [INFO ] Deduced a trap composed of 28 places in 211 ms of which 1 ms to minimize.
[2023-03-19 17:12:29] [INFO ] Deduced a trap composed of 30 places in 202 ms of which 1 ms to minimize.
[2023-03-19 17:12:30] [INFO ] Deduced a trap composed of 36 places in 162 ms of which 0 ms to minimize.
[2023-03-19 17:12:30] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 1083 ms
[2023-03-19 17:12:30] [INFO ] Deduced a trap composed of 31 places in 197 ms of which 1 ms to minimize.
[2023-03-19 17:12:31] [INFO ] Deduced a trap composed of 38 places in 200 ms of which 1 ms to minimize.
[2023-03-19 17:12:31] [INFO ] Deduced a trap composed of 32 places in 190 ms of which 1 ms to minimize.
[2023-03-19 17:12:31] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 839 ms
[2023-03-19 17:12:32] [INFO ] After 18909ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :44
Attempting to minimize the solution found.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:692)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-19 17:12:36] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-19 17:12:36] [INFO ] After 25014ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:44
Parikh walk visited 0 properties in 1223 ms.
Support contains 82 out of 1602 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Drop transitions removed 387 transitions
Trivial Post-agglo rules discarded 387 transitions
Performed 387 trivial Post agglomeration. Transition count delta: 387
Iterating post reduction 0 with 387 rules applied. Total rules applied 387 place count 1602 transition count 1215
Reduce places removed 387 places and 0 transitions.
Performed 19 Post agglomeration using F-continuation condition.Transition count delta: 19
Iterating post reduction 1 with 406 rules applied. Total rules applied 793 place count 1215 transition count 1196
Reduce places removed 19 places and 0 transitions.
Iterating post reduction 2 with 19 rules applied. Total rules applied 812 place count 1196 transition count 1196
Performed 272 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 272 Pre rules applied. Total rules applied 812 place count 1196 transition count 924
Deduced a syphon composed of 272 places in 1 ms
Reduce places removed 272 places and 0 transitions.
Iterating global reduction 3 with 544 rules applied. Total rules applied 1356 place count 924 transition count 924
Discarding 17 places :
Symmetric choice reduction at 3 with 17 rule applications. Total rules 1373 place count 907 transition count 907
Iterating global reduction 3 with 17 rules applied. Total rules applied 1390 place count 907 transition count 907
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 11 Pre rules applied. Total rules applied 1390 place count 907 transition count 896
Deduced a syphon composed of 11 places in 1 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 3 with 22 rules applied. Total rules applied 1412 place count 896 transition count 896
Performed 357 Post agglomeration using F-continuation condition.Transition count delta: 357
Deduced a syphon composed of 357 places in 3 ms
Reduce places removed 357 places and 0 transitions.
Iterating global reduction 3 with 714 rules applied. Total rules applied 2126 place count 539 transition count 539
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 2127 place count 539 transition count 538
Renaming transitions due to excessive name length > 1024 char.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 3 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 2129 place count 538 transition count 537
Performed 98 Post agglomeration using F-continuation condition.Transition count delta: -71
Deduced a syphon composed of 98 places in 1 ms
Reduce places removed 98 places and 0 transitions.
Iterating global reduction 4 with 196 rules applied. Total rules applied 2325 place count 440 transition count 608
Free-agglomeration rule applied 5 times.
Iterating global reduction 4 with 5 rules applied. Total rules applied 2330 place count 440 transition count 603
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 4 with 5 rules applied. Total rules applied 2335 place count 435 transition count 603
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 5 with 3 rules applied. Total rules applied 2338 place count 435 transition count 600
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 5 with 2 rules applied. Total rules applied 2340 place count 435 transition count 600
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 2341 place count 435 transition count 600
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 5 with 1 rules applied. Total rules applied 2342 place count 434 transition count 599
Applied a total of 2342 rules in 350 ms. Remains 434 /1602 variables (removed 1168) and now considering 599/1602 (removed 1003) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 350 ms. Remains : 434/1602 places, 599/1602 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 244 ms. (steps per millisecond=40 ) properties (out of 44) seen :10
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Running SMT prover for 34 properties.
// Phase 1: matrix 599 rows 434 cols
[2023-03-19 17:12:38] [INFO ] Computed 161 place invariants in 9 ms
[2023-03-19 17:12:38] [INFO ] After 206ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:34
[2023-03-19 17:12:38] [INFO ] [Nat]Absence check using 161 positive place invariants in 27 ms returned sat
[2023-03-19 17:12:39] [INFO ] After 573ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :34
[2023-03-19 17:12:39] [INFO ] State equation strengthened by 11 read => feed constraints.
[2023-03-19 17:12:39] [INFO ] After 447ms SMT Verify possible using 11 Read/Feed constraints in natural domain returned unsat :0 sat :34
[2023-03-19 17:12:40] [INFO ] After 1310ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :34
Attempting to minimize the solution found.
Minimization took 479 ms.
[2023-03-19 17:12:41] [INFO ] After 2737ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :34
Fused 34 Parikh solutions to 33 different solutions.
Parikh walk visited 0 properties in 259 ms.
Support contains 61 out of 434 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 434/434 places, 599/599 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 434 transition count 593
Reduce places removed 6 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 7 rules applied. Total rules applied 13 place count 428 transition count 592
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 14 place count 427 transition count 592
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 9 Pre rules applied. Total rules applied 14 place count 427 transition count 583
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 19 rules applied. Total rules applied 33 place count 417 transition count 583
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 34 place count 416 transition count 582
Iterating global reduction 3 with 1 rules applied. Total rules applied 35 place count 416 transition count 582
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 39 place count 414 transition count 580
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: -3
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 53 place count 407 transition count 583
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 54 place count 407 transition count 582
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 3 with 1 rules applied. Total rules applied 55 place count 406 transition count 581
Applied a total of 55 rules in 53 ms. Remains 406 /434 variables (removed 28) and now considering 581/599 (removed 18) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 53 ms. Remains : 406/434 places, 581/599 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 344 ms. (steps per millisecond=29 ) properties (out of 34) seen :4
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Running SMT prover for 30 properties.
// Phase 1: matrix 581 rows 406 cols
[2023-03-19 17:12:42] [INFO ] Computed 160 place invariants in 2 ms
[2023-03-19 17:12:42] [INFO ] After 152ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:30
[2023-03-19 17:12:42] [INFO ] [Nat]Absence check using 160 positive place invariants in 16 ms returned sat
[2023-03-19 17:12:43] [INFO ] After 491ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :30
[2023-03-19 17:12:43] [INFO ] State equation strengthened by 10 read => feed constraints.
[2023-03-19 17:12:43] [INFO ] After 373ms SMT Verify possible using 10 Read/Feed constraints in natural domain returned unsat :0 sat :30
[2023-03-19 17:12:44] [INFO ] After 1012ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :30
Attempting to minimize the solution found.
Minimization took 357 ms.
[2023-03-19 17:12:44] [INFO ] After 2185ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :30
Fused 30 Parikh solutions to 29 different solutions.
Parikh walk visited 0 properties in 427 ms.
Support contains 54 out of 406 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 406/406 places, 581/581 transitions.
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 7 Pre rules applied. Total rules applied 0 place count 406 transition count 574
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 0 with 14 rules applied. Total rules applied 14 place count 399 transition count 574
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 16 place count 398 transition count 573
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -6
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 22 place count 395 transition count 579
Applied a total of 22 rules in 26 ms. Remains 395 /406 variables (removed 11) and now considering 579/581 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 26 ms. Remains : 395/406 places, 579/581 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 451 ms. (steps per millisecond=22 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 30) seen :0
Interrupted probabilistic random walk after 146442 steps, run timeout after 3001 ms. (steps per millisecond=48 ) properties seen :{}
Probabilistic random walk after 146442 steps, saw 113171 distinct states, run finished after 3009 ms. (steps per millisecond=48 ) properties seen :0
Running SMT prover for 30 properties.
// Phase 1: matrix 579 rows 395 cols
[2023-03-19 17:12:48] [INFO ] Computed 160 place invariants in 2 ms
[2023-03-19 17:12:48] [INFO ] After 189ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:30
[2023-03-19 17:12:49] [INFO ] [Nat]Absence check using 160 positive place invariants in 15 ms returned sat
[2023-03-19 17:12:49] [INFO ] After 439ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :30
[2023-03-19 17:12:49] [INFO ] State equation strengthened by 10 read => feed constraints.
[2023-03-19 17:12:49] [INFO ] After 348ms SMT Verify possible using 10 Read/Feed constraints in natural domain returned unsat :0 sat :30
[2023-03-19 17:12:50] [INFO ] After 1042ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :30
Attempting to minimize the solution found.
Minimization took 396 ms.
[2023-03-19 17:12:51] [INFO ] After 2162ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :30
Fused 30 Parikh solutions to 29 different solutions.
Parikh walk visited 0 properties in 377 ms.
Support contains 54 out of 395 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 395/395 places, 579/579 transitions.
Applied a total of 0 rules in 13 ms. Remains 395 /395 variables (removed 0) and now considering 579/579 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 13 ms. Remains : 395/395 places, 579/579 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 395/395 places, 579/579 transitions.
Applied a total of 0 rules in 10 ms. Remains 395 /395 variables (removed 0) and now considering 579/579 (removed 0) transitions.
[2023-03-19 17:12:51] [INFO ] Invariant cache hit.
[2023-03-19 17:12:51] [INFO ] Implicit Places using invariants in 271 ms returned []
[2023-03-19 17:12:51] [INFO ] Invariant cache hit.
[2023-03-19 17:12:51] [INFO ] State equation strengthened by 10 read => feed constraints.
[2023-03-19 17:12:52] [INFO ] Implicit Places using invariants and state equation in 330 ms returned []
Implicit Place search using SMT with State Equation took 604 ms to find 0 implicit places.
[2023-03-19 17:12:52] [INFO ] Redundant transitions in 23 ms returned []
[2023-03-19 17:12:52] [INFO ] Invariant cache hit.
[2023-03-19 17:12:52] [INFO ] Dead Transitions using invariants and state equation in 178 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 821 ms. Remains : 395/395 places, 579/579 transitions.
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 0 with 21 rules applied. Total rules applied 21 place count 395 transition count 558
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 0 with 2 rules applied. Total rules applied 23 place count 395 transition count 558
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 24 place count 395 transition count 557
Applied a total of 24 rules in 29 ms. Remains 395 /395 variables (removed 0) and now considering 557/579 (removed 22) transitions.
Running SMT prover for 30 properties.
// Phase 1: matrix 557 rows 395 cols
[2023-03-19 17:12:52] [INFO ] Computed 160 place invariants in 2 ms
[2023-03-19 17:12:52] [INFO ] After 281ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:30
[2023-03-19 17:12:52] [INFO ] [Nat]Absence check using 160 positive place invariants in 18 ms returned sat
[2023-03-19 17:12:53] [INFO ] After 499ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :30
[2023-03-19 17:12:54] [INFO ] After 1167ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :30
Attempting to minimize the solution found.
Minimization took 382 ms.
[2023-03-19 17:12:54] [INFO ] After 1862ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :30
[2023-03-19 17:12:54] [INFO ] Flatten gal took : 46 ms
[2023-03-19 17:12:54] [INFO ] Flatten gal took : 66 ms
[2023-03-19 17:12:54] [INFO ] Input system was already deterministic with 1602 transitions.
Computed a total of 491 stabilizing places and 491 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 1562 transition count 1562
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 1562 transition count 1562
Applied a total of 80 rules in 124 ms. Remains 1562 /1602 variables (removed 40) and now considering 1562/1602 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 125 ms. Remains : 1562/1602 places, 1562/1602 transitions.
[2023-03-19 17:12:54] [INFO ] Flatten gal took : 37 ms
[2023-03-19 17:12:54] [INFO ] Flatten gal took : 37 ms
[2023-03-19 17:12:54] [INFO ] Input system was already deterministic with 1562 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 1562 transition count 1562
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 1562 transition count 1562
Applied a total of 80 rules in 120 ms. Remains 1562 /1602 variables (removed 40) and now considering 1562/1602 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 121 ms. Remains : 1562/1602 places, 1562/1602 transitions.
[2023-03-19 17:12:55] [INFO ] Flatten gal took : 30 ms
[2023-03-19 17:12:55] [INFO ] Flatten gal took : 30 ms
[2023-03-19 17:12:55] [INFO ] Input system was already deterministic with 1562 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 446 transitions
Trivial Post-agglo rules discarded 446 transitions
Performed 446 trivial Post agglomeration. Transition count delta: 446
Iterating post reduction 0 with 446 rules applied. Total rules applied 446 place count 1601 transition count 1155
Reduce places removed 446 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 447 rules applied. Total rules applied 893 place count 1155 transition count 1154
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 894 place count 1154 transition count 1154
Performed 301 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 301 Pre rules applied. Total rules applied 894 place count 1154 transition count 853
Deduced a syphon composed of 301 places in 1 ms
Reduce places removed 301 places and 0 transitions.
Iterating global reduction 3 with 602 rules applied. Total rules applied 1496 place count 853 transition count 853
Discarding 31 places :
Symmetric choice reduction at 3 with 31 rule applications. Total rules 1527 place count 822 transition count 822
Iterating global reduction 3 with 31 rules applied. Total rules applied 1558 place count 822 transition count 822
Performed 23 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 23 Pre rules applied. Total rules applied 1558 place count 822 transition count 799
Deduced a syphon composed of 23 places in 1 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 3 with 46 rules applied. Total rules applied 1604 place count 799 transition count 799
Performed 315 Post agglomeration using F-continuation condition.Transition count delta: 315
Deduced a syphon composed of 315 places in 1 ms
Reduce places removed 315 places and 0 transitions.
Iterating global reduction 3 with 630 rules applied. Total rules applied 2234 place count 484 transition count 484
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 2235 place count 484 transition count 483
Renaming transitions due to excessive name length > 1024 char.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 2237 place count 483 transition count 482
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 2239 place count 481 transition count 480
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 2240 place count 480 transition count 480
Applied a total of 2240 rules in 141 ms. Remains 480 /1602 variables (removed 1122) and now considering 480/1602 (removed 1122) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 143 ms. Remains : 480/1602 places, 480/1602 transitions.
[2023-03-19 17:12:55] [INFO ] Flatten gal took : 12 ms
[2023-03-19 17:12:55] [INFO ] Flatten gal took : 12 ms
[2023-03-19 17:12:55] [INFO ] Input system was already deterministic with 480 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 39 place count 1563 transition count 1563
Iterating global reduction 0 with 39 rules applied. Total rules applied 78 place count 1563 transition count 1563
Applied a total of 78 rules in 155 ms. Remains 1563 /1602 variables (removed 39) and now considering 1563/1602 (removed 39) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 155 ms. Remains : 1563/1602 places, 1563/1602 transitions.
[2023-03-19 17:12:55] [INFO ] Flatten gal took : 27 ms
[2023-03-19 17:12:55] [INFO ] Flatten gal took : 28 ms
[2023-03-19 17:12:55] [INFO ] Input system was already deterministic with 1563 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 39 place count 1563 transition count 1563
Iterating global reduction 0 with 39 rules applied. Total rules applied 78 place count 1563 transition count 1563
Applied a total of 78 rules in 111 ms. Remains 1563 /1602 variables (removed 39) and now considering 1563/1602 (removed 39) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 111 ms. Remains : 1563/1602 places, 1563/1602 transitions.
[2023-03-19 17:12:55] [INFO ] Flatten gal took : 27 ms
[2023-03-19 17:12:55] [INFO ] Flatten gal took : 28 ms
[2023-03-19 17:12:55] [INFO ] Input system was already deterministic with 1563 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 39 place count 1563 transition count 1563
Iterating global reduction 0 with 39 rules applied. Total rules applied 78 place count 1563 transition count 1563
Applied a total of 78 rules in 128 ms. Remains 1563 /1602 variables (removed 39) and now considering 1563/1602 (removed 39) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 130 ms. Remains : 1563/1602 places, 1563/1602 transitions.
[2023-03-19 17:12:56] [INFO ] Flatten gal took : 25 ms
[2023-03-19 17:12:56] [INFO ] Flatten gal took : 26 ms
[2023-03-19 17:12:56] [INFO ] Input system was already deterministic with 1563 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 36 place count 1566 transition count 1566
Iterating global reduction 0 with 36 rules applied. Total rules applied 72 place count 1566 transition count 1566
Applied a total of 72 rules in 138 ms. Remains 1566 /1602 variables (removed 36) and now considering 1566/1602 (removed 36) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 139 ms. Remains : 1566/1602 places, 1566/1602 transitions.
[2023-03-19 17:12:56] [INFO ] Flatten gal took : 24 ms
[2023-03-19 17:12:56] [INFO ] Flatten gal took : 26 ms
[2023-03-19 17:12:56] [INFO ] Input system was already deterministic with 1566 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 1562 transition count 1562
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 1562 transition count 1562
Applied a total of 80 rules in 105 ms. Remains 1562 /1602 variables (removed 40) and now considering 1562/1602 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 106 ms. Remains : 1562/1602 places, 1562/1602 transitions.
[2023-03-19 17:12:56] [INFO ] Flatten gal took : 22 ms
[2023-03-19 17:12:56] [INFO ] Flatten gal took : 23 ms
[2023-03-19 17:12:56] [INFO ] Input system was already deterministic with 1562 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 442 transitions
Trivial Post-agglo rules discarded 442 transitions
Performed 442 trivial Post agglomeration. Transition count delta: 442
Iterating post reduction 0 with 442 rules applied. Total rules applied 442 place count 1601 transition count 1159
Reduce places removed 442 places and 0 transitions.
Iterating post reduction 1 with 442 rules applied. Total rules applied 884 place count 1159 transition count 1159
Performed 302 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 302 Pre rules applied. Total rules applied 884 place count 1159 transition count 857
Deduced a syphon composed of 302 places in 1 ms
Reduce places removed 302 places and 0 transitions.
Iterating global reduction 2 with 604 rules applied. Total rules applied 1488 place count 857 transition count 857
Discarding 29 places :
Symmetric choice reduction at 2 with 29 rule applications. Total rules 1517 place count 828 transition count 828
Iterating global reduction 2 with 29 rules applied. Total rules applied 1546 place count 828 transition count 828
Performed 22 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 22 Pre rules applied. Total rules applied 1546 place count 828 transition count 806
Deduced a syphon composed of 22 places in 1 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 2 with 44 rules applied. Total rules applied 1590 place count 806 transition count 806
Performed 313 Post agglomeration using F-continuation condition.Transition count delta: 313
Deduced a syphon composed of 313 places in 0 ms
Reduce places removed 313 places and 0 transitions.
Iterating global reduction 2 with 626 rules applied. Total rules applied 2216 place count 493 transition count 493
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 2217 place count 493 transition count 492
Renaming transitions due to excessive name length > 1024 char.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 2219 place count 492 transition count 491
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 2221 place count 490 transition count 489
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 2222 place count 489 transition count 489
Applied a total of 2222 rules in 135 ms. Remains 489 /1602 variables (removed 1113) and now considering 489/1602 (removed 1113) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 135 ms. Remains : 489/1602 places, 489/1602 transitions.
[2023-03-19 17:12:56] [INFO ] Flatten gal took : 27 ms
[2023-03-19 17:12:56] [INFO ] Flatten gal took : 15 ms
[2023-03-19 17:12:56] [INFO ] Input system was already deterministic with 489 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 36 place count 1566 transition count 1566
Iterating global reduction 0 with 36 rules applied. Total rules applied 72 place count 1566 transition count 1566
Applied a total of 72 rules in 120 ms. Remains 1566 /1602 variables (removed 36) and now considering 1566/1602 (removed 36) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 120 ms. Remains : 1566/1602 places, 1566/1602 transitions.
[2023-03-19 17:12:57] [INFO ] Flatten gal took : 23 ms
[2023-03-19 17:12:57] [INFO ] Flatten gal took : 24 ms
[2023-03-19 17:12:57] [INFO ] Input system was already deterministic with 1566 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 447 transitions
Trivial Post-agglo rules discarded 447 transitions
Performed 447 trivial Post agglomeration. Transition count delta: 447
Iterating post reduction 0 with 447 rules applied. Total rules applied 447 place count 1601 transition count 1154
Reduce places removed 447 places and 0 transitions.
Iterating post reduction 1 with 447 rules applied. Total rules applied 894 place count 1154 transition count 1154
Performed 302 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 302 Pre rules applied. Total rules applied 894 place count 1154 transition count 852
Deduced a syphon composed of 302 places in 1 ms
Reduce places removed 302 places and 0 transitions.
Iterating global reduction 2 with 604 rules applied. Total rules applied 1498 place count 852 transition count 852
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 1528 place count 822 transition count 822
Iterating global reduction 2 with 30 rules applied. Total rules applied 1558 place count 822 transition count 822
Performed 22 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 22 Pre rules applied. Total rules applied 1558 place count 822 transition count 800
Deduced a syphon composed of 22 places in 1 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 2 with 44 rules applied. Total rules applied 1602 place count 800 transition count 800
Performed 316 Post agglomeration using F-continuation condition.Transition count delta: 316
Deduced a syphon composed of 316 places in 0 ms
Reduce places removed 316 places and 0 transitions.
Iterating global reduction 2 with 632 rules applied. Total rules applied 2234 place count 484 transition count 484
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 2235 place count 484 transition count 483
Renaming transitions due to excessive name length > 1024 char.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 2237 place count 483 transition count 482
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 2239 place count 481 transition count 480
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 2240 place count 480 transition count 480
Applied a total of 2240 rules in 165 ms. Remains 480 /1602 variables (removed 1122) and now considering 480/1602 (removed 1122) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 166 ms. Remains : 480/1602 places, 480/1602 transitions.
[2023-03-19 17:12:57] [INFO ] Flatten gal took : 11 ms
[2023-03-19 17:12:57] [INFO ] Flatten gal took : 22 ms
[2023-03-19 17:12:57] [INFO ] Input system was already deterministic with 480 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Discarding 34 places :
Symmetric choice reduction at 0 with 34 rule applications. Total rules 34 place count 1568 transition count 1568
Iterating global reduction 0 with 34 rules applied. Total rules applied 68 place count 1568 transition count 1568
Applied a total of 68 rules in 116 ms. Remains 1568 /1602 variables (removed 34) and now considering 1568/1602 (removed 34) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 117 ms. Remains : 1568/1602 places, 1568/1602 transitions.
[2023-03-19 17:12:57] [INFO ] Flatten gal took : 23 ms
[2023-03-19 17:12:57] [INFO ] Flatten gal took : 23 ms
[2023-03-19 17:12:57] [INFO ] Input system was already deterministic with 1568 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 445 transitions
Trivial Post-agglo rules discarded 445 transitions
Performed 445 trivial Post agglomeration. Transition count delta: 445
Iterating post reduction 0 with 445 rules applied. Total rules applied 445 place count 1601 transition count 1156
Reduce places removed 445 places and 0 transitions.
Iterating post reduction 1 with 445 rules applied. Total rules applied 890 place count 1156 transition count 1156
Performed 303 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 303 Pre rules applied. Total rules applied 890 place count 1156 transition count 853
Deduced a syphon composed of 303 places in 1 ms
Reduce places removed 303 places and 0 transitions.
Iterating global reduction 2 with 606 rules applied. Total rules applied 1496 place count 853 transition count 853
Discarding 31 places :
Symmetric choice reduction at 2 with 31 rule applications. Total rules 1527 place count 822 transition count 822
Iterating global reduction 2 with 31 rules applied. Total rules applied 1558 place count 822 transition count 822
Performed 23 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 23 Pre rules applied. Total rules applied 1558 place count 822 transition count 799
Deduced a syphon composed of 23 places in 1 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 2 with 46 rules applied. Total rules applied 1604 place count 799 transition count 799
Performed 312 Post agglomeration using F-continuation condition.Transition count delta: 312
Deduced a syphon composed of 312 places in 0 ms
Reduce places removed 312 places and 0 transitions.
Iterating global reduction 2 with 624 rules applied. Total rules applied 2228 place count 487 transition count 487
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 2229 place count 487 transition count 486
Renaming transitions due to excessive name length > 1024 char.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 2231 place count 486 transition count 485
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 2233 place count 484 transition count 483
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 2234 place count 483 transition count 483
Applied a total of 2234 rules in 104 ms. Remains 483 /1602 variables (removed 1119) and now considering 483/1602 (removed 1119) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 104 ms. Remains : 483/1602 places, 483/1602 transitions.
[2023-03-19 17:12:57] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:12:57] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:12:57] [INFO ] Input system was already deterministic with 483 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 39 place count 1563 transition count 1563
Iterating global reduction 0 with 39 rules applied. Total rules applied 78 place count 1563 transition count 1563
Applied a total of 78 rules in 103 ms. Remains 1563 /1602 variables (removed 39) and now considering 1563/1602 (removed 39) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 104 ms. Remains : 1563/1602 places, 1563/1602 transitions.
[2023-03-19 17:12:57] [INFO ] Flatten gal took : 22 ms
[2023-03-19 17:12:57] [INFO ] Flatten gal took : 23 ms
[2023-03-19 17:12:58] [INFO ] Input system was already deterministic with 1563 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 36 place count 1566 transition count 1566
Iterating global reduction 0 with 36 rules applied. Total rules applied 72 place count 1566 transition count 1566
Applied a total of 72 rules in 119 ms. Remains 1566 /1602 variables (removed 36) and now considering 1566/1602 (removed 36) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 120 ms. Remains : 1566/1602 places, 1566/1602 transitions.
[2023-03-19 17:12:58] [INFO ] Flatten gal took : 22 ms
[2023-03-19 17:12:58] [INFO ] Flatten gal took : 22 ms
[2023-03-19 17:12:58] [INFO ] Input system was already deterministic with 1566 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1602/1602 places, 1602/1602 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 437 transitions
Trivial Post-agglo rules discarded 437 transitions
Performed 437 trivial Post agglomeration. Transition count delta: 437
Iterating post reduction 0 with 437 rules applied. Total rules applied 437 place count 1601 transition count 1164
Reduce places removed 437 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 439 rules applied. Total rules applied 876 place count 1164 transition count 1162
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 878 place count 1162 transition count 1162
Performed 298 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 298 Pre rules applied. Total rules applied 878 place count 1162 transition count 864
Deduced a syphon composed of 298 places in 1 ms
Reduce places removed 298 places and 0 transitions.
Iterating global reduction 3 with 596 rules applied. Total rules applied 1474 place count 864 transition count 864
Discarding 27 places :
Symmetric choice reduction at 3 with 27 rule applications. Total rules 1501 place count 837 transition count 837
Iterating global reduction 3 with 27 rules applied. Total rules applied 1528 place count 837 transition count 837
Performed 18 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 18 Pre rules applied. Total rules applied 1528 place count 837 transition count 819
Deduced a syphon composed of 18 places in 1 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 3 with 36 rules applied. Total rules applied 1564 place count 819 transition count 819
Performed 315 Post agglomeration using F-continuation condition.Transition count delta: 315
Deduced a syphon composed of 315 places in 0 ms
Reduce places removed 315 places and 0 transitions.
Iterating global reduction 3 with 630 rules applied. Total rules applied 2194 place count 504 transition count 504
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 2195 place count 504 transition count 503
Renaming transitions due to excessive name length > 1024 char.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 2197 place count 503 transition count 502
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 2199 place count 501 transition count 500
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 2200 place count 500 transition count 500
Applied a total of 2200 rules in 110 ms. Remains 500 /1602 variables (removed 1102) and now considering 500/1602 (removed 1102) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 110 ms. Remains : 500/1602 places, 500/1602 transitions.
[2023-03-19 17:12:58] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:12:58] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:12:58] [INFO ] Input system was already deterministic with 500 transitions.
[2023-03-19 17:12:58] [INFO ] Flatten gal took : 23 ms
[2023-03-19 17:12:58] [INFO ] Flatten gal took : 24 ms
[2023-03-19 17:12:58] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-19 17:12:58] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1602 places, 1602 transitions and 3924 arcs took 6 ms.
Total runtime 53832 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ShieldRVt-PT-040B
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA ShieldRVt-PT-040B-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040B-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040B-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040B-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040B-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040B-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040B-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040B-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040B-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040B-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldRVt-PT-040B-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679246478559
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 7 (type EXCL) for 6 ShieldRVt-PT-040B-CTLFireability-02
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-02
lola: result : false
lola: markings : 3
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 54 (type EXCL) for 53 ShieldRVt-PT-040B-CTLFireability-15
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 54 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-15
lola: result : false
lola: markings : 68903
lola: fired transitions : 102388
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 ShieldRVt-PT-040B-CTLFireability-13
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 4/224 1/32 ShieldRVt-PT-040B-CTLFireability-13 83642 m, 16728 m/sec, 277403 t fired, .
Time elapsed: 10 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 9/224 2/32 ShieldRVt-PT-040B-CTLFireability-13 230527 m, 29377 m/sec, 830405 t fired, .
Time elapsed: 15 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 14/224 2/32 ShieldRVt-PT-040B-CTLFireability-13 368551 m, 27604 m/sec, 1359001 t fired, .
Time elapsed: 20 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 19/224 3/32 ShieldRVt-PT-040B-CTLFireability-13 501920 m, 26673 m/sec, 1878242 t fired, .
Time elapsed: 25 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 24/224 4/32 ShieldRVt-PT-040B-CTLFireability-13 638554 m, 27326 m/sec, 2419098 t fired, .
Time elapsed: 30 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 29/224 4/32 ShieldRVt-PT-040B-CTLFireability-13 758267 m, 23942 m/sec, 2934069 t fired, .
Time elapsed: 35 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 34/224 5/32 ShieldRVt-PT-040B-CTLFireability-13 869996 m, 22345 m/sec, 3464919 t fired, .
Time elapsed: 40 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 39/224 5/32 ShieldRVt-PT-040B-CTLFireability-13 973249 m, 20650 m/sec, 3967504 t fired, .
Time elapsed: 45 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 44/224 6/32 ShieldRVt-PT-040B-CTLFireability-13 1076829 m, 20716 m/sec, 4466008 t fired, .
Time elapsed: 50 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 49/224 6/32 ShieldRVt-PT-040B-CTLFireability-13 1177292 m, 20092 m/sec, 4958044 t fired, .
Time elapsed: 55 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 54/224 7/32 ShieldRVt-PT-040B-CTLFireability-13 1290002 m, 22542 m/sec, 5476497 t fired, .
Time elapsed: 60 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 59/224 8/32 ShieldRVt-PT-040B-CTLFireability-13 1422604 m, 26520 m/sec, 6012905 t fired, .
Time elapsed: 65 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 64/224 8/32 ShieldRVt-PT-040B-CTLFireability-13 1550028 m, 25484 m/sec, 6535357 t fired, .
Time elapsed: 70 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 69/224 9/32 ShieldRVt-PT-040B-CTLFireability-13 1663913 m, 22777 m/sec, 7068771 t fired, .
Time elapsed: 75 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 74/224 9/32 ShieldRVt-PT-040B-CTLFireability-13 1775435 m, 22304 m/sec, 7612316 t fired, .
Time elapsed: 80 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 79/224 10/32 ShieldRVt-PT-040B-CTLFireability-13 1888485 m, 22610 m/sec, 8155544 t fired, .
Time elapsed: 85 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 84/224 11/32 ShieldRVt-PT-040B-CTLFireability-13 1990775 m, 20458 m/sec, 8655676 t fired, .
Time elapsed: 90 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 89/224 11/32 ShieldRVt-PT-040B-CTLFireability-13 2096582 m, 21161 m/sec, 9182321 t fired, .
Time elapsed: 95 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 94/224 12/32 ShieldRVt-PT-040B-CTLFireability-13 2198612 m, 20406 m/sec, 9694589 t fired, .
Time elapsed: 100 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 99/224 12/32 ShieldRVt-PT-040B-CTLFireability-13 2289692 m, 18216 m/sec, 10203800 t fired, .
Time elapsed: 105 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 104/224 13/32 ShieldRVt-PT-040B-CTLFireability-13 2377879 m, 17637 m/sec, 10715262 t fired, .
Time elapsed: 110 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 109/224 13/32 ShieldRVt-PT-040B-CTLFireability-13 2466547 m, 17733 m/sec, 11237474 t fired, .
Time elapsed: 115 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 114/224 13/32 ShieldRVt-PT-040B-CTLFireability-13 2561119 m, 18914 m/sec, 11786298 t fired, .
Time elapsed: 120 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 119/224 14/32 ShieldRVt-PT-040B-CTLFireability-13 2654608 m, 18697 m/sec, 12335840 t fired, .
Time elapsed: 125 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 124/224 14/32 ShieldRVt-PT-040B-CTLFireability-13 2747088 m, 18496 m/sec, 12878384 t fired, .
Time elapsed: 130 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 129/224 15/32 ShieldRVt-PT-040B-CTLFireability-13 2853447 m, 21271 m/sec, 13422711 t fired, .
Time elapsed: 135 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 134/224 16/32 ShieldRVt-PT-040B-CTLFireability-13 2976604 m, 24631 m/sec, 13965057 t fired, .
Time elapsed: 140 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 139/224 16/32 ShieldRVt-PT-040B-CTLFireability-13 3110949 m, 26869 m/sec, 14504923 t fired, .
Time elapsed: 145 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 144/224 17/32 ShieldRVt-PT-040B-CTLFireability-13 3241185 m, 26047 m/sec, 15045012 t fired, .
Time elapsed: 150 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 149/224 18/32 ShieldRVt-PT-040B-CTLFireability-13 3371063 m, 25975 m/sec, 15578509 t fired, .
Time elapsed: 155 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 154/224 18/32 ShieldRVt-PT-040B-CTLFireability-13 3500334 m, 25854 m/sec, 16114880 t fired, .
Time elapsed: 160 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 159/224 19/32 ShieldRVt-PT-040B-CTLFireability-13 3619692 m, 23871 m/sec, 16665401 t fired, .
Time elapsed: 165 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 164/224 19/32 ShieldRVt-PT-040B-CTLFireability-13 3733162 m, 22694 m/sec, 17214869 t fired, .
Time elapsed: 170 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 169/224 20/32 ShieldRVt-PT-040B-CTLFireability-13 3846984 m, 22764 m/sec, 17763646 t fired, .
Time elapsed: 175 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 174/224 20/32 ShieldRVt-PT-040B-CTLFireability-13 3959364 m, 22476 m/sec, 18311121 t fired, .
Time elapsed: 180 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 179/224 21/32 ShieldRVt-PT-040B-CTLFireability-13 4068259 m, 21779 m/sec, 18853410 t fired, .
Time elapsed: 185 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 184/224 22/32 ShieldRVt-PT-040B-CTLFireability-13 4175778 m, 21503 m/sec, 19392507 t fired, .
Time elapsed: 190 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 189/224 22/32 ShieldRVt-PT-040B-CTLFireability-13 4273365 m, 19517 m/sec, 19937898 t fired, .
Time elapsed: 195 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 194/224 23/32 ShieldRVt-PT-040B-CTLFireability-13 4367113 m, 18749 m/sec, 20483592 t fired, .
Time elapsed: 200 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 199/224 23/32 ShieldRVt-PT-040B-CTLFireability-13 4460414 m, 18660 m/sec, 21030809 t fired, .
Time elapsed: 205 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 204/224 23/32 ShieldRVt-PT-040B-CTLFireability-13 4553682 m, 18653 m/sec, 21574763 t fired, .
Time elapsed: 210 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 209/224 24/32 ShieldRVt-PT-040B-CTLFireability-13 4646732 m, 18610 m/sec, 22122844 t fired, .
Time elapsed: 215 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 214/224 24/32 ShieldRVt-PT-040B-CTLFireability-13 4741214 m, 18896 m/sec, 22663582 t fired, .
Time elapsed: 220 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 219/224 25/32 ShieldRVt-PT-040B-CTLFireability-13 4846570 m, 21071 m/sec, 23203605 t fired, .
Time elapsed: 225 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 224/224 25/32 ShieldRVt-PT-040B-CTLFireability-13 4948007 m, 20287 m/sec, 23705630 t fired, .
Time elapsed: 230 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-13 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 1 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 235 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 50 ShieldRVt-PT-040B-CTLFireability-14
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type EXCL) for 47 ShieldRVt-PT-040B-CTLFireability-13
lola: time limit : 3365 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/3365 1/5 ShieldRVt-PT-040B-CTLFireability-13 160956 m, -957410 m/sec, 563709 t fired, .
51 CTL EXCL 5/224 3/32 ShieldRVt-PT-040B-CTLFireability-14 181959 m, 36391 m/sec, 583989 t fired, .
Time elapsed: 240 secs. Pages in use: 26
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/3365 2/5 ShieldRVt-PT-040B-CTLFireability-13 307143 m, 29237 m/sec, 1126002 t fired, .
51 CTL EXCL 10/210 6/32 ShieldRVt-PT-040B-CTLFireability-14 372613 m, 38130 m/sec, 1198317 t fired, .
Time elapsed: 245 secs. Pages in use: 26
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/3365 3/5 ShieldRVt-PT-040B-CTLFireability-13 452729 m, 29117 m/sec, 1683844 t fired, .
51 CTL EXCL 15/210 8/32 ShieldRVt-PT-040B-CTLFireability-14 548270 m, 35131 m/sec, 1764094 t fired, .
Time elapsed: 250 secs. Pages in use: 26
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/3365 4/5 ShieldRVt-PT-040B-CTLFireability-13 592371 m, 27928 m/sec, 2236799 t fired, .
51 CTL EXCL 20/210 11/32 ShieldRVt-PT-040B-CTLFireability-14 743343 m, 39014 m/sec, 2392292 t fired, .
Time elapsed: 255 secs. Pages in use: 26
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/3365 4/5 ShieldRVt-PT-040B-CTLFireability-13 726852 m, 26896 m/sec, 2789439 t fired, .
51 CTL EXCL 25/210 13/32 ShieldRVt-PT-040B-CTLFireability-14 940843 m, 39500 m/sec, 3025361 t fired, .
Time elapsed: 260 secs. Pages in use: 26
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/3365 5/5 ShieldRVt-PT-040B-CTLFireability-13 846413 m, 23912 m/sec, 3350043 t fired, .
51 CTL EXCL 30/210 16/32 ShieldRVt-PT-040B-CTLFireability-14 1125749 m, 36981 m/sec, 3619578 t fired, .
Time elapsed: 265 secs. Pages in use: 26
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 35/3365 5/5 ShieldRVt-PT-040B-CTLFireability-13 961203 m, 22958 m/sec, 3908750 t fired, .
51 CTL EXCL 35/210 18/32 ShieldRVt-PT-040B-CTLFireability-14 1317526 m, 38355 m/sec, 4234633 t fired, .
Time elapsed: 270 secs. Pages in use: 26
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 40/210 21/32 ShieldRVt-PT-040B-CTLFireability-14 1507629 m, 38020 m/sec, 4850027 t fired, .
Time elapsed: 275 secs. Pages in use: 26
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 45/224 23/32 ShieldRVt-PT-040B-CTLFireability-14 1697376 m, 37949 m/sec, 5459954 t fired, .
Time elapsed: 280 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 50/224 26/32 ShieldRVt-PT-040B-CTLFireability-14 1878395 m, 36203 m/sec, 6043428 t fired, .
Time elapsed: 285 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 55/224 28/32 ShieldRVt-PT-040B-CTLFireability-14 2054867 m, 35294 m/sec, 6609472 t fired, .
Time elapsed: 290 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 60/224 30/32 ShieldRVt-PT-040B-CTLFireability-14 2246609 m, 38348 m/sec, 7222787 t fired, .
Time elapsed: 295 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 ShieldRVt-PT-040B-CTLFireability-11
lola: time limit : 235 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/235 3/32 ShieldRVt-PT-040B-CTLFireability-11 398228 m, 79645 m/sec, 465300 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/235 8/32 ShieldRVt-PT-040B-CTLFireability-11 874018 m, 95158 m/sec, 1015299 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/235 11/32 ShieldRVt-PT-040B-CTLFireability-11 1311116 m, 87419 m/sec, 1518505 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/235 16/32 ShieldRVt-PT-040B-CTLFireability-11 1746753 m, 87127 m/sec, 2013603 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/235 20/32 ShieldRVt-PT-040B-CTLFireability-11 2192814 m, 89212 m/sec, 2530181 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 42 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-11
lola: result : false
lola: markings : 2531539
lola: fired transitions : 2915774
lola: time used : 29.000000
lola: memory pages used : 23
lola: LAUNCH task # 36 (type EXCL) for 35 ShieldRVt-PT-040B-CTLFireability-09
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-09
lola: result : true
lola: markings : 101726
lola: fired transitions : 102458
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 30 (type EXCL) for 29 ShieldRVt-PT-040B-CTLFireability-07
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-07
lola: result : false
lola: markings : 648
lola: fired transitions : 649
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 ShieldRVt-PT-040B-CTLFireability-06
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-06
lola: result : false
lola: markings : 6754
lola: fired transitions : 7910
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 19 ShieldRVt-PT-040B-CTLFireability-05
lola: time limit : 327 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-05: CONJ 0 1 1 0 2 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 0/327 1/32 ShieldRVt-PT-040B-CTLFireability-05 6396 m, 1279 m/sec, 7026 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 24 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-05
lola: result : false
lola: markings : 59861
lola: fired transitions : 67801
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 12 ShieldRVt-PT-040B-CTLFireability-04
lola: time limit : 408 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-04
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 12 ShieldRVt-PT-040B-CTLFireability-04
lola: time limit : 467 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 5/467 3/32 ShieldRVt-PT-040B-CTLFireability-04 217158 m, 43431 m/sec, 462800 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 10/467 5/32 ShieldRVt-PT-040B-CTLFireability-04 487209 m, 54010 m/sec, 1042353 t fired, .
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 15/467 7/32 ShieldRVt-PT-040B-CTLFireability-04 735279 m, 49614 m/sec, 1571960 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 20/467 10/32 ShieldRVt-PT-040B-CTLFireability-04 1007242 m, 54392 m/sec, 2151935 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 25/467 12/32 ShieldRVt-PT-040B-CTLFireability-04 1271876 m, 52926 m/sec, 2721758 t fired, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 30/467 15/32 ShieldRVt-PT-040B-CTLFireability-04 1547761 m, 55177 m/sec, 3309682 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 35/467 17/32 ShieldRVt-PT-040B-CTLFireability-04 1816009 m, 53649 m/sec, 3881517 t fired, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 40/467 19/32 ShieldRVt-PT-040B-CTLFireability-04 2067013 m, 50200 m/sec, 4420234 t fired, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 45/467 21/32 ShieldRVt-PT-040B-CTLFireability-04 2300196 m, 46636 m/sec, 4917930 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 50/467 24/32 ShieldRVt-PT-040B-CTLFireability-04 2548464 m, 49653 m/sec, 5455086 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 55/467 26/32 ShieldRVt-PT-040B-CTLFireability-04 2801394 m, 50586 m/sec, 5998232 t fired, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 60/467 28/32 ShieldRVt-PT-040B-CTLFireability-04 3042109 m, 48143 m/sec, 6515443 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 65/467 30/32 ShieldRVt-PT-040B-CTLFireability-04 3281651 m, 47908 m/sec, 7032408 t fired, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 1 0 3 0 0 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 70/467 32/32 ShieldRVt-PT-040B-CTLFireability-04 3527365 m, 49142 m/sec, 7556582 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 15 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 ShieldRVt-PT-040B-CTLFireability-03
lola: time limit : 532 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-03
lola: result : true
lola: markings : 366
lola: fired transitions : 367
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ShieldRVt-PT-040B-CTLFireability-01
lola: time limit : 639 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-01
lola: result : true
lola: markings : 366
lola: fired transitions : 366
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ShieldRVt-PT-040B-CTLFireability-00
lola: time limit : 798 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-00
lola: result : true
lola: markings : 608
lola: fired transitions : 608
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 ShieldRVt-PT-040B-CTLFireability-10
lola: time limit : 1065 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/1065 3/32 ShieldRVt-PT-040B-CTLFireability-10 479123 m, 95824 m/sec, 2168630 t fired, .
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/1065 5/32 ShieldRVt-PT-040B-CTLFireability-10 949994 m, 94174 m/sec, 4301943 t fired, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/1065 8/32 ShieldRVt-PT-040B-CTLFireability-10 1447822 m, 99565 m/sec, 6565248 t fired, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/1065 10/32 ShieldRVt-PT-040B-CTLFireability-10 1943633 m, 99162 m/sec, 8812419 t fired, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/1065 13/32 ShieldRVt-PT-040B-CTLFireability-10 2402487 m, 91770 m/sec, 10893575 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/1065 15/32 ShieldRVt-PT-040B-CTLFireability-10 2878842 m, 95271 m/sec, 13049853 t fired, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 35/1065 17/32 ShieldRVt-PT-040B-CTLFireability-10 3366119 m, 97455 m/sec, 15279905 t fired, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 40/1065 20/32 ShieldRVt-PT-040B-CTLFireability-10 3863077 m, 99391 m/sec, 17532003 t fired, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 45/1065 22/32 ShieldRVt-PT-040B-CTLFireability-10 4346784 m, 96741 m/sec, 19737368 t fired, .
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 50/1065 25/32 ShieldRVt-PT-040B-CTLFireability-10 4801701 m, 90983 m/sec, 21797584 t fired, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 55/1065 27/32 ShieldRVt-PT-040B-CTLFireability-10 5256322 m, 90924 m/sec, 23856810 t fired, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 60/1065 29/32 ShieldRVt-PT-040B-CTLFireability-10 5726855 m, 94106 m/sec, 25993916 t fired, .
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 65/1065 31/32 ShieldRVt-PT-040B-CTLFireability-10 6154346 m, 85498 m/sec, 27949343 t fired, .
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 39 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 ShieldRVt-PT-040B-CTLFireability-12
lola: time limit : 1562 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/1562 8/32 ShieldRVt-PT-040B-CTLFireability-12 1371468 m, 274293 m/sec, 2086667 t fired, .
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/1562 15/32 ShieldRVt-PT-040B-CTLFireability-12 2794015 m, 284509 m/sec, 4272563 t fired, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/1562 22/32 ShieldRVt-PT-040B-CTLFireability-12 4208036 m, 282804 m/sec, 6435428 t fired, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/1562 29/32 ShieldRVt-PT-040B-CTLFireability-12 5501596 m, 258712 m/sec, 8439349 t fired, .
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040B-CTLFireability-04: DISJ 0 0 0 0 3 0 1 0
ShieldRVt-PT-040B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040B-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 32 ShieldRVt-PT-040B-CTLFireability-08
lola: time limit : 3100 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for ShieldRVt-PT-040B-CTLFireability-08
lola: result : true
lola: markings : 19
lola: fired transitions : 63
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040B-CTLFireability-00: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-01: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-03: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-04: DISJ unknown DISJ
ShieldRVt-PT-040B-CTLFireability-05: CONJ false CTL model checker
ShieldRVt-PT-040B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-07: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-08: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-040B-CTLFireability-10: CTL unknown AGGR
ShieldRVt-PT-040B-CTLFireability-11: CTL false CTL model checker
ShieldRVt-PT-040B-CTLFireability-12: CTL unknown AGGR
ShieldRVt-PT-040B-CTLFireability-13: CTL unknown AGGR
ShieldRVt-PT-040B-CTLFireability-14: CTL unknown AGGR
ShieldRVt-PT-040B-CTLFireability-15: CTL false CTL model checker
Time elapsed: 500 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-040B"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ShieldRVt-PT-040B, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-tajo-167905976600314"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-040B.tgz
mv ShieldRVt-PT-040B execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;