Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976500290.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.....................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ShieldRVt-PT-030A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976500290
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 504K
-rw-r--r-- 1 mcc users 6.0K Feb 26 00:09 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 26 00:09 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Feb 25 23:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 25 23:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 17:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.1K Feb 26 00:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 91K Feb 26 00:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Feb 26 00:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 84K Feb 26 00:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 82K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-00
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-01
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-02
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-03
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-04
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-05
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-06
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-07
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-08
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-09
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-10
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-11
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-12
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-13
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-14
FORMULA_NAME ShieldRVt-PT-030A-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679245625875

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldRVt-PT-030A
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 17:07:07] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 17:07:07] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 17:07:07] [INFO ] Load time of PNML (sax parser for PT used): 52 ms
[2023-03-19 17:07:07] [INFO ] Transformed 243 places.
[2023-03-19 17:07:07] [INFO ] Transformed 243 transitions.
[2023-03-19 17:07:07] [INFO ] Found NUPN structural information;
[2023-03-19 17:07:07] [INFO ] Parsed PT model containing 243 places and 243 transitions and 1026 arcs in 109 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 7 ms.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Support contains 149 out of 243 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Applied a total of 0 rules in 18 ms. Remains 243 /243 variables (removed 0) and now considering 242/242 (removed 0) transitions.
// Phase 1: matrix 242 rows 243 cols
[2023-03-19 17:07:07] [INFO ] Computed 121 place invariants in 7 ms
[2023-03-19 17:07:08] [INFO ] Implicit Places using invariants in 387 ms returned []
[2023-03-19 17:07:08] [INFO ] Invariant cache hit.
[2023-03-19 17:07:08] [INFO ] Implicit Places using invariants and state equation in 262 ms returned []
Implicit Place search using SMT with State Equation took 693 ms to find 0 implicit places.
[2023-03-19 17:07:08] [INFO ] Invariant cache hit.
[2023-03-19 17:07:08] [INFO ] Dead Transitions using invariants and state equation in 242 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 955 ms. Remains : 243/243 places, 242/242 transitions.
Support contains 149 out of 243 places after structural reductions.
[2023-03-19 17:07:08] [INFO ] Flatten gal took : 96 ms
[2023-03-19 17:07:08] [INFO ] Flatten gal took : 30 ms
[2023-03-19 17:07:09] [INFO ] Input system was already deterministic with 242 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 671 ms. (steps per millisecond=14 ) properties (out of 86) seen :38
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 48) seen :0
Running SMT prover for 48 properties.
[2023-03-19 17:07:10] [INFO ] Invariant cache hit.
[2023-03-19 17:07:10] [INFO ] [Real]Absence check using 121 positive place invariants in 12 ms returned sat
[2023-03-19 17:07:11] [INFO ] After 521ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:48
[2023-03-19 17:07:11] [INFO ] [Nat]Absence check using 121 positive place invariants in 15 ms returned sat
[2023-03-19 17:07:12] [INFO ] After 885ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :48
[2023-03-19 17:07:13] [INFO ] After 1720ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :48
Attempting to minimize the solution found.
Minimization took 564 ms.
[2023-03-19 17:07:13] [INFO ] After 2807ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :48
Parikh walk visited 0 properties in 1075 ms.
Support contains 102 out of 243 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 243/243 places, 242/242 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 242 transition count 241
Partial Free-agglomeration rule applied 13 times.
Drop transitions removed 13 transitions
Iterating global reduction 0 with 13 rules applied. Total rules applied 15 place count 242 transition count 241
Drop transitions removed 13 transitions
Redundant transition composition rules discarded 13 transitions
Iterating global reduction 0 with 13 rules applied. Total rules applied 28 place count 242 transition count 228
Applied a total of 28 rules in 63 ms. Remains 242 /243 variables (removed 1) and now considering 228/242 (removed 14) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 64 ms. Remains : 242/243 places, 228/242 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 267 ms. (steps per millisecond=37 ) properties (out of 48) seen :23
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Running SMT prover for 25 properties.
// Phase 1: matrix 228 rows 242 cols
[2023-03-19 17:07:15] [INFO ] Computed 121 place invariants in 28 ms
[2023-03-19 17:07:15] [INFO ] [Real]Absence check using 121 positive place invariants in 24 ms returned sat
[2023-03-19 17:07:16] [INFO ] After 419ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:25
[2023-03-19 17:07:16] [INFO ] [Nat]Absence check using 121 positive place invariants in 16 ms returned sat
[2023-03-19 17:07:16] [INFO ] After 410ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :25
[2023-03-19 17:07:16] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-19 17:07:17] [INFO ] After 445ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :25
[2023-03-19 17:07:17] [INFO ] After 985ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :25
Attempting to minimize the solution found.
Minimization took 384 ms.
[2023-03-19 17:07:18] [INFO ] After 2074ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :25
Parikh walk visited 0 properties in 832 ms.
Support contains 64 out of 242 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 242/242 places, 228/228 transitions.
Partial Free-agglomeration rule applied 5 times.
Drop transitions removed 5 transitions
Iterating global reduction 0 with 5 rules applied. Total rules applied 5 place count 242 transition count 228
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 242 transition count 223
Applied a total of 10 rules in 48 ms. Remains 242 /242 variables (removed 0) and now considering 223/228 (removed 5) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 48 ms. Remains : 242/242 places, 223/228 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 400 ms. (steps per millisecond=25 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 25) seen :0
Interrupted probabilistic random walk after 199075 steps, run timeout after 3001 ms. (steps per millisecond=66 ) properties seen :{0=1, 1=1, 2=1, 3=1, 4=1, 5=1, 7=1, 8=1, 9=1, 10=1, 11=1, 12=1, 13=1, 14=1, 15=1, 16=1, 17=1, 19=1, 20=1, 21=1, 22=1, 23=1, 24=1}
Probabilistic random walk after 199075 steps, saw 191539 distinct states, run finished after 3003 ms. (steps per millisecond=66 ) properties seen :23
Running SMT prover for 2 properties.
// Phase 1: matrix 223 rows 242 cols
[2023-03-19 17:07:22] [INFO ] Computed 121 place invariants in 4 ms
[2023-03-19 17:07:22] [INFO ] [Real]Absence check using 121 positive place invariants in 19 ms returned sat
[2023-03-19 17:07:23] [INFO ] After 298ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-19 17:07:23] [INFO ] [Nat]Absence check using 121 positive place invariants in 15 ms returned sat
[2023-03-19 17:07:23] [INFO ] After 117ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-19 17:07:23] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-19 17:07:23] [INFO ] After 19ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-19 17:07:23] [INFO ] After 49ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 20 ms.
[2023-03-19 17:07:23] [INFO ] After 348ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 14 ms.
Support contains 11 out of 242 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 242/242 places, 223/223 transitions.
Partial Free-agglomeration rule applied 9 times.
Drop transitions removed 9 transitions
Iterating global reduction 0 with 9 rules applied. Total rules applied 9 place count 242 transition count 223
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 242 transition count 214
Applied a total of 18 rules in 18 ms. Remains 242 /242 variables (removed 0) and now considering 214/223 (removed 9) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 19 ms. Remains : 242/242 places, 214/223 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 144 ms. (steps per millisecond=69 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 237777 steps, run timeout after 3001 ms. (steps per millisecond=79 ) properties seen :{}
Probabilistic random walk after 237777 steps, saw 230575 distinct states, run finished after 3002 ms. (steps per millisecond=79 ) properties seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 214 rows 242 cols
[2023-03-19 17:07:26] [INFO ] Computed 121 place invariants in 8 ms
[2023-03-19 17:07:26] [INFO ] [Real]Absence check using 121 positive place invariants in 14 ms returned sat
[2023-03-19 17:07:26] [INFO ] After 161ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-19 17:07:27] [INFO ] [Nat]Absence check using 121 positive place invariants in 20 ms returned sat
[2023-03-19 17:07:27] [INFO ] After 100ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-19 17:07:27] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-19 17:07:27] [INFO ] After 27ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-19 17:07:27] [INFO ] After 61ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 25 ms.
[2023-03-19 17:07:27] [INFO ] After 313ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 29 ms.
Support contains 11 out of 242 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 242/242 places, 214/214 transitions.
Applied a total of 0 rules in 7 ms. Remains 242 /242 variables (removed 0) and now considering 214/214 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 7 ms. Remains : 242/242 places, 214/214 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 242/242 places, 214/214 transitions.
Applied a total of 0 rules in 7 ms. Remains 242 /242 variables (removed 0) and now considering 214/214 (removed 0) transitions.
[2023-03-19 17:07:27] [INFO ] Invariant cache hit.
[2023-03-19 17:07:27] [INFO ] Implicit Places using invariants in 404 ms returned [235]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 419 ms to find 1 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 241/242 places, 214/214 transitions.
Applied a total of 0 rules in 14 ms. Remains 241 /241 variables (removed 0) and now considering 214/214 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 441 ms. Remains : 241/242 places, 214/214 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 165 ms. (steps per millisecond=60 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 180839 steps, run timeout after 3001 ms. (steps per millisecond=60 ) properties seen :{}
Probabilistic random walk after 180839 steps, saw 175415 distinct states, run finished after 3001 ms. (steps per millisecond=60 ) properties seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 214 rows 241 cols
[2023-03-19 17:07:30] [INFO ] Computed 120 place invariants in 2 ms
[2023-03-19 17:07:31] [INFO ] [Real]Absence check using 120 positive place invariants in 18 ms returned sat
[2023-03-19 17:07:31] [INFO ] After 257ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-19 17:07:31] [INFO ] [Nat]Absence check using 120 positive place invariants in 15 ms returned sat
[2023-03-19 17:07:31] [INFO ] After 99ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-19 17:07:31] [INFO ] After 139ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 33 ms.
[2023-03-19 17:07:31] [INFO ] After 264ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 12 ms.
Support contains 11 out of 241 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 241/241 places, 214/214 transitions.
Applied a total of 0 rules in 8 ms. Remains 241 /241 variables (removed 0) and now considering 214/214 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 8 ms. Remains : 241/241 places, 214/214 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 241/241 places, 214/214 transitions.
Applied a total of 0 rules in 5 ms. Remains 241 /241 variables (removed 0) and now considering 214/214 (removed 0) transitions.
[2023-03-19 17:07:31] [INFO ] Invariant cache hit.
[2023-03-19 17:07:31] [INFO ] Implicit Places using invariants in 140 ms returned []
[2023-03-19 17:07:31] [INFO ] Invariant cache hit.
[2023-03-19 17:07:31] [INFO ] Implicit Places using invariants and state equation in 217 ms returned []
Implicit Place search using SMT with State Equation took 386 ms to find 0 implicit places.
[2023-03-19 17:07:31] [INFO ] Redundant transitions in 5 ms returned []
[2023-03-19 17:07:31] [INFO ] Invariant cache hit.
[2023-03-19 17:07:32] [INFO ] Dead Transitions using invariants and state equation in 206 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 616 ms. Remains : 241/241 places, 214/214 transitions.
Applied a total of 0 rules in 5 ms. Remains 241 /241 variables (removed 0) and now considering 214/214 (removed 0) transitions.
Running SMT prover for 2 properties.
[2023-03-19 17:07:32] [INFO ] Invariant cache hit.
[2023-03-19 17:07:32] [INFO ] [Real]Absence check using 120 positive place invariants in 15 ms returned sat
[2023-03-19 17:07:32] [INFO ] After 178ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-19 17:07:32] [INFO ] [Nat]Absence check using 120 positive place invariants in 22 ms returned sat
[2023-03-19 17:07:32] [INFO ] After 113ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-19 17:07:32] [INFO ] After 162ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 50 ms.
[2023-03-19 17:07:32] [INFO ] After 291ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
[2023-03-19 17:07:32] [INFO ] Flatten gal took : 23 ms
[2023-03-19 17:07:32] [INFO ] Flatten gal took : 18 ms
[2023-03-19 17:07:32] [INFO ] Input system was already deterministic with 242 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Applied a total of 0 rules in 2 ms. Remains 243 /243 variables (removed 0) and now considering 242/242 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 243/243 places, 242/242 transitions.
[2023-03-19 17:07:32] [INFO ] Flatten gal took : 23 ms
[2023-03-19 17:07:32] [INFO ] Flatten gal took : 19 ms
[2023-03-19 17:07:32] [INFO ] Input system was already deterministic with 242 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 240 transition count 240
Applied a total of 3 rules in 11 ms. Remains 240 /243 variables (removed 3) and now considering 240/242 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 24 ms. Remains : 240/243 places, 240/242 transitions.
[2023-03-19 17:07:32] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:07:32] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:07:32] [INFO ] Input system was already deterministic with 240 transitions.
Finished random walk after 3374 steps, including 1 resets, run visited all 1 properties in 10 ms. (steps per millisecond=337 )
FORMULA ShieldRVt-PT-030A-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Applied a total of 0 rules in 2 ms. Remains 243 /243 variables (removed 0) and now considering 242/242 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 243/243 places, 242/242 transitions.
[2023-03-19 17:07:32] [INFO ] Flatten gal took : 13 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:07:33] [INFO ] Input system was already deterministic with 242 transitions.
Starting structural reductions in LTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Applied a total of 0 rules in 1 ms. Remains 243 /243 variables (removed 0) and now considering 242/242 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 243/243 places, 242/242 transitions.
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 15 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:07:33] [INFO ] Input system was already deterministic with 242 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 242 transition count 241
Applied a total of 2 rules in 9 ms. Remains 242 /243 variables (removed 1) and now considering 241/242 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 242/243 places, 241/242 transitions.
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 20 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:07:33] [INFO ] Input system was already deterministic with 241 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 242 transition count 241
Applied a total of 2 rules in 8 ms. Remains 242 /243 variables (removed 1) and now considering 241/242 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 242/243 places, 241/242 transitions.
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 22 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:07:33] [INFO ] Input system was already deterministic with 241 transitions.
Starting structural reductions in LTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Applied a total of 0 rules in 2 ms. Remains 243 /243 variables (removed 0) and now considering 242/242 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 243/243 places, 242/242 transitions.
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:07:33] [INFO ] Input system was already deterministic with 242 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 242 transition count 241
Applied a total of 2 rules in 8 ms. Remains 242 /243 variables (removed 1) and now considering 241/242 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 242/243 places, 241/242 transitions.
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 17 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:07:33] [INFO ] Input system was already deterministic with 241 transitions.
Starting structural reductions in LTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Applied a total of 0 rules in 1 ms. Remains 243 /243 variables (removed 0) and now considering 242/242 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 243/243 places, 242/242 transitions.
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:07:33] [INFO ] Input system was already deterministic with 242 transitions.
Starting structural reductions in LTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Applied a total of 0 rules in 10 ms. Remains 243 /243 variables (removed 0) and now considering 242/242 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 243/243 places, 242/242 transitions.
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:07:33] [INFO ] Input system was already deterministic with 242 transitions.
Starting structural reductions in LTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Applied a total of 0 rules in 1 ms. Remains 243 /243 variables (removed 0) and now considering 242/242 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 243/243 places, 242/242 transitions.
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 21 ms
[2023-03-19 17:07:33] [INFO ] Input system was already deterministic with 242 transitions.
Starting structural reductions in LTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Applied a total of 0 rules in 1 ms. Remains 243 /243 variables (removed 0) and now considering 242/242 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 243/243 places, 242/242 transitions.
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 10 ms
[2023-03-19 17:07:33] [INFO ] Input system was already deterministic with 242 transitions.
Starting structural reductions in LTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Applied a total of 0 rules in 1 ms. Remains 243 /243 variables (removed 0) and now considering 242/242 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 243/243 places, 242/242 transitions.
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:07:33] [INFO ] Input system was already deterministic with 242 transitions.
Starting structural reductions in LTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Applied a total of 0 rules in 1 ms. Remains 243 /243 variables (removed 0) and now considering 242/242 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 243/243 places, 242/242 transitions.
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 8 ms
[2023-03-19 17:07:33] [INFO ] Input system was already deterministic with 242 transitions.
Starting structural reductions in LTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Applied a total of 0 rules in 1 ms. Remains 243 /243 variables (removed 0) and now considering 242/242 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 243/243 places, 242/242 transitions.
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 12 ms
[2023-03-19 17:07:33] [INFO ] Input system was already deterministic with 242 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 243/243 places, 242/242 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 242 transition count 241
Applied a total of 2 rules in 8 ms. Remains 242 /243 variables (removed 1) and now considering 241/242 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 21 ms. Remains : 242/243 places, 241/242 transitions.
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 9 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 6 ms
[2023-03-19 17:07:33] [INFO ] Input system was already deterministic with 241 transitions.
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:07:33] [INFO ] Flatten gal took : 7 ms
[2023-03-19 17:07:34] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 18 ms.
[2023-03-19 17:07:34] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 243 places, 242 transitions and 1024 arcs took 1 ms.
Total runtime 26638 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ShieldRVt-PT-030A
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA ShieldRVt-PT-030A-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-030A-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-030A-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-030A-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-030A-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-030A-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-030A-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-030A-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-030A-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679245835943

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: LAUNCH task # 14 (type EXCL) for 13 ShieldRVt-PT-030A-CTLFireability-04
lola: time limit : 112 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:737
lola: rewrite Frontend/Parser/formula_rewrite.k:693
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 95 (type FNDP) for 60 ShieldRVt-PT-030A-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type EQUN) for 60 ShieldRVt-PT-030A-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type SRCH) for 60 ShieldRVt-PT-030A-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 99 (type SRCH) for ShieldRVt-PT-030A-CTLFireability-13
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 90 (type FNDP) for 16 ShieldRVt-PT-030A-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 95 (type FNDP) for ShieldRVt-PT-030A-CTLFireability-13
lola: result : true
lola: fired transitions : 25
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 96 (type EQUN) for ShieldRVt-PT-030A-CTLFireability-13 (obsolete)
lola: LAUNCH task # 91 (type EQUN) for 16 ShieldRVt-PT-030A-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 98 (type SRCH) for 16 ShieldRVt-PT-030A-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 90 (type FNDP) for ShieldRVt-PT-030A-CTLFireability-05
lola: result : true
lola: fired transitions : 24
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 91 (type EQUN) for ShieldRVt-PT-030A-CTLFireability-05 (obsolete)
lola: CANCELED task # 98 (type SRCH) for ShieldRVt-PT-030A-CTLFireability-05 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
sara: try reading problem file /home/mcc/execution/375/CTLFireability-96.sara.
sara: try reading problem file /home/mcc/execution/375/CTLFireability-91.sara.
lola: FINISHED task # 98 (type SRCH) for ShieldRVt-PT-030A-CTLFireability-05
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 5 0 0 5 0 0 0
ShieldRVt-PT-030A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/200 11/32 ShieldRVt-PT-030A-CTLFireability-04 2594071 m, 518814 m/sec, 3509967 t fired, .

Time elapsed: 5 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 5 0 0 5 0 0 0
ShieldRVt-PT-030A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/200 23/32 ShieldRVt-PT-030A-CTLFireability-04 5387351 m, 558656 m/sec, 7289736 t fired, .

Time elapsed: 10 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 5 0 0 5 0 0 0
ShieldRVt-PT-030A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 15/200 31/32 ShieldRVt-PT-030A-CTLFireability-04 7195677 m, 361665 m/sec, 9737518 t fired, .

Time elapsed: 15 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 14 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 5 0 0 5 0 0 0
ShieldRVt-PT-030A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 84 (type EXCL) for 83 ShieldRVt-PT-030A-CTLFireability-14
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 84 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-14
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 57 ShieldRVt-PT-030A-CTLFireability-12
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-12
lola: result : true
lola: markings : 159
lola: fired transitions : 160
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 38 ShieldRVt-PT-030A-CTLFireability-11
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-11
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 ShieldRVt-PT-030A-CTLFireability-10
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-10
lola: result : false
lola: markings : 454
lola: fired transitions : 460
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 ShieldRVt-PT-030A-CTLFireability-09
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-09
lola: result : true
lola: markings : 195
lola: fired transitions : 397
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 ShieldRVt-PT-030A-CTLFireability-08
lola: time limit : 298 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/298 9/32 ShieldRVt-PT-030A-CTLFireability-08 2007812 m, 401562 m/sec, 3040821 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/298 18/32 ShieldRVt-PT-030A-CTLFireability-08 3902687 m, 378975 m/sec, 5910519 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/298 26/32 ShieldRVt-PT-030A-CTLFireability-08 5864680 m, 392398 m/sec, 8883889 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 30 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 24 (type EXCL) for 23 ShieldRVt-PT-030A-CTLFireability-06
lola: time limit : 323 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/323 5/32 ShieldRVt-PT-030A-CTLFireability-06 1016022 m, 203204 m/sec, 3313376 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 10/323 10/32 ShieldRVt-PT-030A-CTLFireability-06 2030748 m, 202945 m/sec, 6624474 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 15/323 14/32 ShieldRVt-PT-030A-CTLFireability-06 2932687 m, 180387 m/sec, 9567533 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 20/323 18/32 ShieldRVt-PT-030A-CTLFireability-06 3796738 m, 172810 m/sec, 12386463 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 25/323 22/32 ShieldRVt-PT-030A-CTLFireability-06 4712328 m, 183118 m/sec, 15374199 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 30/323 26/32 ShieldRVt-PT-030A-CTLFireability-06 5652646 m, 188063 m/sec, 18442292 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 35/323 30/32 ShieldRVt-PT-030A-CTLFireability-06 6552808 m, 180032 m/sec, 21379358 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 24 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 11 (type EXCL) for 10 ShieldRVt-PT-030A-CTLFireability-03
lola: time limit : 352 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/352 10/32 ShieldRVt-PT-030A-CTLFireability-03 2232462 m, 446492 m/sec, 3380450 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/352 17/32 ShieldRVt-PT-030A-CTLFireability-03 3616306 m, 276768 m/sec, 5477438 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/352 24/32 ShieldRVt-PT-030A-CTLFireability-03 5326822 m, 342103 m/sec, 8068704 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 11 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 4 0 0 6 0 0 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 8 (type EXCL) for 3 ShieldRVt-PT-030A-CTLFireability-02
lola: time limit : 388 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-02
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 6 (type EXCL) for 3 ShieldRVt-PT-030A-CTLFireability-02
lola: time limit : 437 sec
lola: memory limit: 32 pages
lola: FINISHED task # 6 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-02
lola: result : true
lola: markings : 228
lola: fired transitions : 488
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ShieldRVt-PT-030A-CTLFireability-00
lola: time limit : 500 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-00
lola: result : false
lola: markings : 32
lola: fired transitions : 117
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 38 ShieldRVt-PT-030A-CTLFireability-11
lola: time limit : 583 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-11
lola: result : true
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 87 (type EXCL) for 86 ShieldRVt-PT-030A-CTLFireability-15
lola: time limit : 1166 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 1 0 0 7 0 0 2
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 5/1166 10/32 ShieldRVt-PT-030A-CTLFireability-15 2065645 m, 413129 m/sec, 3339614 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 1 0 0 7 0 0 2
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 10/1166 19/32 ShieldRVt-PT-030A-CTLFireability-15 4241547 m, 435180 m/sec, 6859145 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
sara: warning, failure of lp_solve (at job 1504)
sara: warning, failure of lp_solve (at job 1542)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 1 0 0 7 0 0 2
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
87 CTL EXCL 15/1166 29/32 ShieldRVt-PT-030A-CTLFireability-15 6361692 m, 424029 m/sec, 10287929 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 87 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-11: CONJ 0 1 0 0 7 0 0 2
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 41 (type EXCL) for 38 ShieldRVt-PT-030A-CTLFireability-11
lola: time limit : 1740 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-11
lola: result : true
lola: markings : 71
lola: fired transitions : 72
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 ShieldRVt-PT-030A-CTLFireability-07
lola: time limit : 3480 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-11: CONJ true CONJ
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/3480 3/32 ShieldRVt-PT-030A-CTLFireability-07 638161 m, 127632 m/sec, 4218213 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-11: CONJ true CONJ
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 10/3480 6/32 ShieldRVt-PT-030A-CTLFireability-07 1290832 m, 130534 m/sec, 8537072 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-11: CONJ true CONJ
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 15/3480 9/32 ShieldRVt-PT-030A-CTLFireability-07 1970534 m, 135940 m/sec, 13034716 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-11: CONJ true CONJ
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 20/3480 12/32 ShieldRVt-PT-030A-CTLFireability-07 2651864 m, 136266 m/sec, 17544715 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-11: CONJ true CONJ
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 25/3480 15/32 ShieldRVt-PT-030A-CTLFireability-07 3275722 m, 124771 m/sec, 21671350 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-11: CONJ true CONJ
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 30/3480 18/32 ShieldRVt-PT-030A-CTLFireability-07 3899836 m, 124822 m/sec, 25803244 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-11: CONJ true CONJ
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 35/3480 21/32 ShieldRVt-PT-030A-CTLFireability-07 4551778 m, 130388 m/sec, 30118042 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-11: CONJ true CONJ
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 40/3480 24/32 ShieldRVt-PT-030A-CTLFireability-07 5225128 m, 134670 m/sec, 34573884 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-11: CONJ true CONJ
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 45/3480 27/32 ShieldRVt-PT-030A-CTLFireability-07 5914234 m, 137821 m/sec, 39133375 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-11: CONJ true CONJ
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 50/3480 30/32 ShieldRVt-PT-030A-CTLFireability-07 6522883 m, 121729 m/sec, 43160577 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-11: CONJ true CONJ
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 55/3480 31/32 ShieldRVt-PT-030A-CTLFireability-07 6858616 m, 67146 m/sec, 45383168 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 27 (type EXCL) for ShieldRVt-PT-030A-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-11: CONJ true CONJ
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-030A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-030A-CTLFireability-15: EGEF 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-030A-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-02: DISJ true CTL model checker
ShieldRVt-PT-030A-CTLFireability-03: CTL unknown AGGR
ShieldRVt-PT-030A-CTLFireability-04: CTL unknown AGGR
ShieldRVt-PT-030A-CTLFireability-05: DISJ true findpath
ShieldRVt-PT-030A-CTLFireability-06: CTL unknown AGGR
ShieldRVt-PT-030A-CTLFireability-07: CTL unknown AGGR
ShieldRVt-PT-030A-CTLFireability-08: CTL unknown AGGR
ShieldRVt-PT-030A-CTLFireability-09: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-10: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-11: CONJ true CONJ
ShieldRVt-PT-030A-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-030A-CTLFireability-13: CONJ false findpath
ShieldRVt-PT-030A-CTLFireability-14: CTL false CTL model checker
ShieldRVt-PT-030A-CTLFireability-15: EGEF unknown AGGR


Time elapsed: 180 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-030A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ShieldRVt-PT-030A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-tajo-167905976500290"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-030A.tgz
mv ShieldRVt-PT-030A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;