Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r423-tajo-167905976400234.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ShieldRVt-PT-004B, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r423-tajo-167905976400234
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 456K
-rw-r--r-- 1 mcc users 5.6K Feb 25 22:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 58K Feb 25 22:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.0K Feb 25 22:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 71K Feb 25 22:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 17:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.6K Feb 25 22:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 99K Feb 25 22:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Feb 25 22:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 22:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 48K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-00
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-01
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-02
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-03
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-04
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-05
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-06
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-07
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-08
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-09
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-10
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-11
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-12
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-13
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-14
FORMULA_NAME ShieldRVt-PT-004B-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679244553985

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldRVt-PT-004B
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 16:49:15] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 16:49:15] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 16:49:15] [INFO ] Load time of PNML (sax parser for PT used): 40 ms
[2023-03-19 16:49:15] [INFO ] Transformed 203 places.
[2023-03-19 16:49:15] [INFO ] Transformed 203 transitions.
[2023-03-19 16:49:15] [INFO ] Found NUPN structural information;
[2023-03-19 16:49:15] [INFO ] Parsed PT model containing 203 places and 203 transitions and 478 arcs in 126 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 27 ms.
Support contains 122 out of 203 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 203/203 places, 203/203 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 191 transition count 191
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 191 transition count 191
Applied a total of 24 rules in 27 ms. Remains 191 /203 variables (removed 12) and now considering 191/203 (removed 12) transitions.
// Phase 1: matrix 191 rows 191 cols
[2023-03-19 16:49:15] [INFO ] Computed 17 place invariants in 19 ms
[2023-03-19 16:49:16] [INFO ] Implicit Places using invariants in 212 ms returned []
[2023-03-19 16:49:16] [INFO ] Invariant cache hit.
[2023-03-19 16:49:16] [INFO ] Implicit Places using invariants and state equation in 154 ms returned []
Implicit Place search using SMT with State Equation took 399 ms to find 0 implicit places.
[2023-03-19 16:49:16] [INFO ] Invariant cache hit.
[2023-03-19 16:49:16] [INFO ] Dead Transitions using invariants and state equation in 194 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 191/203 places, 191/203 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 622 ms. Remains : 191/203 places, 191/203 transitions.
Support contains 122 out of 191 places after structural reductions.
[2023-03-19 16:49:16] [INFO ] Flatten gal took : 31 ms
[2023-03-19 16:49:16] [INFO ] Flatten gal took : 21 ms
[2023-03-19 16:49:16] [INFO ] Input system was already deterministic with 191 transitions.
Support contains 121 out of 191 places (down from 122) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 368 ms. (steps per millisecond=27 ) properties (out of 105) seen :98
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 7) seen :3
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=1111 ) properties (out of 3) seen :1
Running SMT prover for 2 properties.
[2023-03-19 16:49:17] [INFO ] Invariant cache hit.
[2023-03-19 16:49:17] [INFO ] [Real]Absence check using 17 positive place invariants in 7 ms returned sat
[2023-03-19 16:49:17] [INFO ] After 84ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-19 16:49:17] [INFO ] [Nat]Absence check using 17 positive place invariants in 5 ms returned sat
[2023-03-19 16:49:17] [INFO ] After 101ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-19 16:49:17] [INFO ] Deduced a trap composed of 30 places in 90 ms of which 5 ms to minimize.
[2023-03-19 16:49:17] [INFO ] Deduced a trap composed of 29 places in 47 ms of which 1 ms to minimize.
[2023-03-19 16:49:17] [INFO ] Deduced a trap composed of 30 places in 40 ms of which 1 ms to minimize.
[2023-03-19 16:49:17] [INFO ] Deduced a trap composed of 15 places in 40 ms of which 14 ms to minimize.
[2023-03-19 16:49:17] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 290 ms
[2023-03-19 16:49:17] [INFO ] After 403ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :1
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-19 16:49:17] [INFO ] After 472ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :1
Fused 2 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 2 ms.
Support contains 5 out of 191 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 191/191 places, 191/191 transitions.
Drop transitions removed 48 transitions
Trivial Post-agglo rules discarded 48 transitions
Performed 48 trivial Post agglomeration. Transition count delta: 48
Iterating post reduction 0 with 48 rules applied. Total rules applied 48 place count 191 transition count 143
Reduce places removed 48 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 49 rules applied. Total rules applied 97 place count 143 transition count 142
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 98 place count 142 transition count 142
Performed 19 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 19 Pre rules applied. Total rules applied 98 place count 142 transition count 123
Deduced a syphon composed of 19 places in 1 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 3 with 38 rules applied. Total rules applied 136 place count 123 transition count 123
Discarding 24 places :
Symmetric choice reduction at 3 with 24 rule applications. Total rules 160 place count 99 transition count 99
Iterating global reduction 3 with 24 rules applied. Total rules applied 184 place count 99 transition count 99
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 185 place count 99 transition count 98
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 16 Pre rules applied. Total rules applied 185 place count 99 transition count 82
Deduced a syphon composed of 16 places in 1 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 4 with 32 rules applied. Total rules applied 217 place count 83 transition count 82
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 218 place count 82 transition count 81
Iterating global reduction 4 with 1 rules applied. Total rules applied 219 place count 82 transition count 81
Performed 30 Post agglomeration using F-continuation condition.Transition count delta: 30
Deduced a syphon composed of 30 places in 0 ms
Reduce places removed 30 places and 0 transitions.
Iterating global reduction 4 with 60 rules applied. Total rules applied 279 place count 52 transition count 51
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: -10
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 4 with 22 rules applied. Total rules applied 301 place count 41 transition count 61
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 302 place count 41 transition count 61
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 4 with 1 rules applied. Total rules applied 303 place count 40 transition count 60
Applied a total of 303 rules in 40 ms. Remains 40 /191 variables (removed 151) and now considering 60/191 (removed 131) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 40 ms. Remains : 40/191 places, 60/191 transitions.
Incomplete random walk after 10000 steps, including 13 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 1) seen :0
Finished Best-First random walk after 87 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=87 )
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-19 16:49:17] [INFO ] Flatten gal took : 10 ms
[2023-03-19 16:49:17] [INFO ] Flatten gal took : 10 ms
[2023-03-19 16:49:17] [INFO ] Input system was already deterministic with 191 transitions.
Computed a total of 58 stabilizing places and 58 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 23 place count 168 transition count 168
Iterating global reduction 0 with 23 rules applied. Total rules applied 46 place count 168 transition count 168
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 47 place count 167 transition count 167
Iterating global reduction 0 with 1 rules applied. Total rules applied 48 place count 167 transition count 167
Applied a total of 48 rules in 17 ms. Remains 167 /191 variables (removed 24) and now considering 167/191 (removed 24) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 167/191 places, 167/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 12 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 7 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 167 transitions.
Starting structural reductions in LTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 162 transition count 162
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 162 transition count 162
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 59 place count 161 transition count 161
Iterating global reduction 0 with 1 rules applied. Total rules applied 60 place count 161 transition count 161
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 61 place count 160 transition count 160
Iterating global reduction 0 with 1 rules applied. Total rules applied 62 place count 160 transition count 160
Applied a total of 62 rules in 10 ms. Remains 160 /191 variables (removed 31) and now considering 160/191 (removed 31) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 160/191 places, 160/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 163 transition count 163
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 163 transition count 163
Applied a total of 56 rules in 5 ms. Remains 163 /191 variables (removed 28) and now considering 163/191 (removed 28) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 163/191 places, 163/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 163 transitions.
Starting structural reductions in LTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 167 transition count 167
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 167 transition count 167
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 49 place count 166 transition count 166
Iterating global reduction 0 with 1 rules applied. Total rules applied 50 place count 166 transition count 166
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 51 place count 165 transition count 165
Iterating global reduction 0 with 1 rules applied. Total rules applied 52 place count 165 transition count 165
Applied a total of 52 rules in 9 ms. Remains 165 /191 variables (removed 26) and now considering 165/191 (removed 26) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 165/191 places, 165/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 7 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 165 transitions.
Starting structural reductions in LTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 160 transition count 160
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 160 transition count 160
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 63 place count 159 transition count 159
Iterating global reduction 0 with 1 rules applied. Total rules applied 64 place count 159 transition count 159
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 65 place count 158 transition count 158
Iterating global reduction 0 with 1 rules applied. Total rules applied 66 place count 158 transition count 158
Applied a total of 66 rules in 9 ms. Remains 158 /191 variables (removed 33) and now considering 158/191 (removed 33) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 158/191 places, 158/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 158 transitions.
Starting structural reductions in LTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 161 transition count 161
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 161 transition count 161
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 61 place count 160 transition count 160
Iterating global reduction 0 with 1 rules applied. Total rules applied 62 place count 160 transition count 160
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 63 place count 159 transition count 159
Iterating global reduction 0 with 1 rules applied. Total rules applied 64 place count 159 transition count 159
Applied a total of 64 rules in 8 ms. Remains 159 /191 variables (removed 32) and now considering 159/191 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 159/191 places, 159/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 159 transitions.
Starting structural reductions in LTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 161 transition count 161
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 161 transition count 161
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 61 place count 160 transition count 160
Iterating global reduction 0 with 1 rules applied. Total rules applied 62 place count 160 transition count 160
Applied a total of 62 rules in 6 ms. Remains 160 /191 variables (removed 31) and now considering 160/191 (removed 31) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 160/191 places, 160/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 161 transition count 161
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 161 transition count 161
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 61 place count 160 transition count 160
Iterating global reduction 0 with 1 rules applied. Total rules applied 62 place count 160 transition count 160
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 63 place count 159 transition count 159
Iterating global reduction 0 with 1 rules applied. Total rules applied 64 place count 159 transition count 159
Applied a total of 64 rules in 59 ms. Remains 159 /191 variables (removed 32) and now considering 159/191 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 72 ms. Remains : 159/191 places, 159/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 159 transitions.
Starting structural reductions in LTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 160 transition count 160
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 160 transition count 160
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 63 place count 159 transition count 159
Iterating global reduction 0 with 1 rules applied. Total rules applied 64 place count 159 transition count 159
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 65 place count 158 transition count 158
Iterating global reduction 0 with 1 rules applied. Total rules applied 66 place count 158 transition count 158
Applied a total of 66 rules in 22 ms. Remains 158 /191 variables (removed 33) and now considering 158/191 (removed 33) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 158/191 places, 158/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 10 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 158 transitions.
Starting structural reductions in LTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 159 transition count 159
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 159 transition count 159
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 65 place count 158 transition count 158
Iterating global reduction 0 with 1 rules applied. Total rules applied 66 place count 158 transition count 158
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 67 place count 157 transition count 157
Iterating global reduction 0 with 1 rules applied. Total rules applied 68 place count 157 transition count 157
Applied a total of 68 rules in 9 ms. Remains 157 /191 variables (removed 34) and now considering 157/191 (removed 34) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 157/191 places, 157/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 157 transitions.
Starting structural reductions in LTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 162 transition count 162
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 162 transition count 162
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 59 place count 161 transition count 161
Iterating global reduction 0 with 1 rules applied. Total rules applied 60 place count 161 transition count 161
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 61 place count 160 transition count 160
Iterating global reduction 0 with 1 rules applied. Total rules applied 62 place count 160 transition count 160
Applied a total of 62 rules in 10 ms. Remains 160 /191 variables (removed 31) and now considering 160/191 (removed 31) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 160/191 places, 160/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 167 transition count 167
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 167 transition count 167
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 49 place count 166 transition count 166
Iterating global reduction 0 with 1 rules applied. Total rules applied 50 place count 166 transition count 166
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 51 place count 165 transition count 165
Iterating global reduction 0 with 1 rules applied. Total rules applied 52 place count 165 transition count 165
Applied a total of 52 rules in 10 ms. Remains 165 /191 variables (removed 26) and now considering 165/191 (removed 26) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 165/191 places, 165/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 165 transitions.
Starting structural reductions in LTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Discarding 29 places :
Symmetric choice reduction at 0 with 29 rule applications. Total rules 29 place count 162 transition count 162
Iterating global reduction 0 with 29 rules applied. Total rules applied 58 place count 162 transition count 162
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 59 place count 161 transition count 161
Iterating global reduction 0 with 1 rules applied. Total rules applied 60 place count 161 transition count 161
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 61 place count 160 transition count 160
Iterating global reduction 0 with 1 rules applied. Total rules applied 62 place count 160 transition count 160
Applied a total of 62 rules in 10 ms. Remains 160 /191 variables (removed 31) and now considering 160/191 (removed 31) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 160/191 places, 160/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 54 transitions
Trivial Post-agglo rules discarded 54 transitions
Performed 54 trivial Post agglomeration. Transition count delta: 54
Iterating post reduction 0 with 54 rules applied. Total rules applied 54 place count 190 transition count 136
Reduce places removed 54 places and 0 transitions.
Iterating post reduction 1 with 54 rules applied. Total rules applied 108 place count 136 transition count 136
Performed 18 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 18 Pre rules applied. Total rules applied 108 place count 136 transition count 118
Deduced a syphon composed of 18 places in 0 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 2 with 36 rules applied. Total rules applied 144 place count 118 transition count 118
Discarding 20 places :
Symmetric choice reduction at 2 with 20 rule applications. Total rules 164 place count 98 transition count 98
Iterating global reduction 2 with 20 rules applied. Total rules applied 184 place count 98 transition count 98
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 13 Pre rules applied. Total rules applied 184 place count 98 transition count 85
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 2 with 26 rules applied. Total rules applied 210 place count 85 transition count 85
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Deduced a syphon composed of 32 places in 0 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 2 with 64 rules applied. Total rules applied 274 place count 53 transition count 53
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 275 place count 53 transition count 52
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 277 place count 52 transition count 51
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 279 place count 50 transition count 49
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 280 place count 49 transition count 49
Applied a total of 280 rules in 20 ms. Remains 49 /191 variables (removed 142) and now considering 49/191 (removed 142) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 49/191 places, 49/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 1 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 2 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 49 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 51 transitions
Trivial Post-agglo rules discarded 51 transitions
Performed 51 trivial Post agglomeration. Transition count delta: 51
Iterating post reduction 0 with 51 rules applied. Total rules applied 51 place count 190 transition count 139
Reduce places removed 51 places and 0 transitions.
Iterating post reduction 1 with 51 rules applied. Total rules applied 102 place count 139 transition count 139
Performed 20 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 20 Pre rules applied. Total rules applied 102 place count 139 transition count 119
Deduced a syphon composed of 20 places in 1 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 2 with 40 rules applied. Total rules applied 142 place count 119 transition count 119
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 164 place count 97 transition count 97
Iterating global reduction 2 with 22 rules applied. Total rules applied 186 place count 97 transition count 97
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 13 Pre rules applied. Total rules applied 186 place count 97 transition count 84
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 2 with 26 rules applied. Total rules applied 212 place count 84 transition count 84
Performed 30 Post agglomeration using F-continuation condition.Transition count delta: 30
Deduced a syphon composed of 30 places in 0 ms
Reduce places removed 30 places and 0 transitions.
Iterating global reduction 2 with 60 rules applied. Total rules applied 272 place count 54 transition count 54
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 273 place count 54 transition count 53
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 275 place count 53 transition count 52
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 277 place count 51 transition count 50
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 278 place count 50 transition count 50
Applied a total of 278 rules in 16 ms. Remains 50 /191 variables (removed 141) and now considering 50/191 (removed 141) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 50/191 places, 50/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 1 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 1 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 50 transitions.
Starting structural reductions in LTL mode, iteration 0 : 191/191 places, 191/191 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 161 transition count 161
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 161 transition count 161
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 61 place count 160 transition count 160
Iterating global reduction 0 with 1 rules applied. Total rules applied 62 place count 160 transition count 160
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 63 place count 159 transition count 159
Iterating global reduction 0 with 1 rules applied. Total rules applied 64 place count 159 transition count 159
Applied a total of 64 rules in 18 ms. Remains 159 /191 variables (removed 32) and now considering 159/191 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 159/191 places, 159/191 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 5 ms
[2023-03-19 16:49:18] [INFO ] Input system was already deterministic with 159 transitions.
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Flatten gal took : 6 ms
[2023-03-19 16:49:18] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-19 16:49:18] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 191 places, 191 transitions and 454 arcs took 2 ms.
Total runtime 3045 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ShieldRVt-PT-004B
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA ShieldRVt-PT-004B-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-004B-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-004B-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-004B-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-004B-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-004B-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-004B-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-004B-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-004B-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-004B-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-004B-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679244874506

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 15 (type EXCL) for 12 ShieldRVt-PT-004B-CTLFireability-04
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 15 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-04
lola: result : false
lola: markings : 204
lola: fired transitions : 316
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 ShieldRVt-PT-004B-CTLFireability-09
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-09
lola: result : false
lola: markings : 78
lola: fired transitions : 156
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 47 (type EXCL) for 46 ShieldRVt-PT-004B-CTLFireability-14
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-14
lola: result : false
lola: markings : 10
lola: fired transitions : 20
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 44 (type EXCL) for 43 ShieldRVt-PT-004B-CTLFireability-13
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 44 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-13
lola: result : false
lola: markings : 149
lola: fired transitions : 271
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 4 (type EXCL) for 3 ShieldRVt-PT-004B-CTLFireability-01
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/276 3/32 ShieldRVt-PT-004B-CTLFireability-01 597145 m, 119429 m/sec, 3033527 t fired, .

Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/276 6/32 ShieldRVt-PT-004B-CTLFireability-01 1080433 m, 96657 m/sec, 5576097 t fired, .

Time elapsed: 11 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/276 8/32 ShieldRVt-PT-004B-CTLFireability-01 1575424 m, 98998 m/sec, 8219966 t fired, .

Time elapsed: 16 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/276 11/32 ShieldRVt-PT-004B-CTLFireability-01 2072410 m, 99397 m/sec, 10913434 t fired, .

Time elapsed: 21 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/276 13/32 ShieldRVt-PT-004B-CTLFireability-01 2584824 m, 102482 m/sec, 13744793 t fired, .

Time elapsed: 26 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/276 15/32 ShieldRVt-PT-004B-CTLFireability-01 3095739 m, 102183 m/sec, 16609791 t fired, .

Time elapsed: 31 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/276 18/32 ShieldRVt-PT-004B-CTLFireability-01 3605476 m, 101947 m/sec, 19449196 t fired, .

Time elapsed: 36 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/276 20/32 ShieldRVt-PT-004B-CTLFireability-01 4096120 m, 98128 m/sec, 22155016 t fired, .

Time elapsed: 41 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/276 22/32 ShieldRVt-PT-004B-CTLFireability-01 4554166 m, 91609 m/sec, 24713722 t fired, .

Time elapsed: 46 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/276 25/32 ShieldRVt-PT-004B-CTLFireability-01 5011093 m, 91385 m/sec, 27239186 t fired, .

Time elapsed: 51 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/276 27/32 ShieldRVt-PT-004B-CTLFireability-01 5458973 m, 89576 m/sec, 29762335 t fired, .

Time elapsed: 56 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/276 29/32 ShieldRVt-PT-004B-CTLFireability-01 5892648 m, 86735 m/sec, 32240574 t fired, .

Time elapsed: 61 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/276 31/32 ShieldRVt-PT-004B-CTLFireability-01 6338439 m, 89158 m/sec, 34761227 t fired, .

Time elapsed: 66 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 ShieldRVt-PT-004B-CTLFireability-15
lola: time limit : 294 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 5/294 3/32 ShieldRVt-PT-004B-CTLFireability-15 537889 m, 107577 m/sec, 3199811 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 10/294 6/32 ShieldRVt-PT-004B-CTLFireability-15 1084553 m, 109332 m/sec, 6020891 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 15/294 8/32 ShieldRVt-PT-004B-CTLFireability-15 1572518 m, 97593 m/sec, 8638272 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 20/294 10/32 ShieldRVt-PT-004B-CTLFireability-15 2061810 m, 97858 m/sec, 11234148 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 25/294 13/32 ShieldRVt-PT-004B-CTLFireability-15 2536071 m, 94852 m/sec, 13736198 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 30/294 15/32 ShieldRVt-PT-004B-CTLFireability-15 3013865 m, 95558 m/sec, 16293942 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 35/294 17/32 ShieldRVt-PT-004B-CTLFireability-15 3482517 m, 93730 m/sec, 18806841 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 40/294 20/32 ShieldRVt-PT-004B-CTLFireability-15 3969964 m, 97489 m/sec, 21464249 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 45/294 22/32 ShieldRVt-PT-004B-CTLFireability-15 4467187 m, 99444 m/sec, 24155467 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 50/294 24/32 ShieldRVt-PT-004B-CTLFireability-15 4949461 m, 96454 m/sec, 26788578 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 55/294 26/32 ShieldRVt-PT-004B-CTLFireability-15 5435404 m, 97188 m/sec, 29450842 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 60/294 29/32 ShieldRVt-PT-004B-CTLFireability-15 5914114 m, 95742 m/sec, 32055298 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 65/294 31/32 ShieldRVt-PT-004B-CTLFireability-15 6403692 m, 97915 m/sec, 34686148 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 ShieldRVt-PT-004B-CTLFireability-12
lola: time limit : 314 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-12
lola: result : true
lola: markings : 268
lola: fired transitions : 621
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 ShieldRVt-PT-004B-CTLFireability-11
lola: time limit : 345 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-11
lola: result : true
lola: markings : 247
lola: fired transitions : 471
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 ShieldRVt-PT-004B-CTLFireability-10
lola: time limit : 384 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-10
lola: result : true
lola: markings : 75
lola: fired transitions : 74
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 ShieldRVt-PT-004B-CTLFireability-08
lola: time limit : 432 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/432 5/32 ShieldRVt-PT-004B-CTLFireability-08 885676 m, 177135 m/sec, 2827212 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/432 9/32 ShieldRVt-PT-004B-CTLFireability-08 1724058 m, 167676 m/sec, 5627263 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/432 13/32 ShieldRVt-PT-004B-CTLFireability-08 2503012 m, 155790 m/sec, 8330941 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/432 16/32 ShieldRVt-PT-004B-CTLFireability-08 3286109 m, 156619 m/sec, 10946255 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/432 20/32 ShieldRVt-PT-004B-CTLFireability-08 4050974 m, 152973 m/sec, 13545589 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/432 23/32 ShieldRVt-PT-004B-CTLFireability-08 4783542 m, 146513 m/sec, 16097408 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/432 27/32 ShieldRVt-PT-004B-CTLFireability-08 5516915 m, 146674 m/sec, 18636649 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/432 30/32 ShieldRVt-PT-004B-CTLFireability-08 6174881 m, 131593 m/sec, 20955482 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 ShieldRVt-PT-004B-CTLFireability-07
lola: time limit : 487 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/487 3/32 ShieldRVt-PT-004B-CTLFireability-07 624938 m, 124987 m/sec, 3480415 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/487 6/32 ShieldRVt-PT-004B-CTLFireability-07 1242257 m, 123463 m/sec, 7350226 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/487 9/32 ShieldRVt-PT-004B-CTLFireability-07 1853685 m, 122285 m/sec, 11243257 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/487 11/32 ShieldRVt-PT-004B-CTLFireability-07 2421870 m, 113637 m/sec, 14855012 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/487 13/32 ShieldRVt-PT-004B-CTLFireability-07 2986355 m, 112897 m/sec, 18369832 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/487 16/32 ShieldRVt-PT-004B-CTLFireability-07 3517315 m, 106192 m/sec, 21669156 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/487 18/32 ShieldRVt-PT-004B-CTLFireability-07 4000562 m, 96649 m/sec, 24926159 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 40/487 20/32 ShieldRVt-PT-004B-CTLFireability-07 4426787 m, 85245 m/sec, 28017777 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 45/487 21/32 ShieldRVt-PT-004B-CTLFireability-07 4857015 m, 86045 m/sec, 31060756 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 50/487 23/32 ShieldRVt-PT-004B-CTLFireability-07 5311747 m, 90946 m/sec, 34246293 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 55/487 25/32 ShieldRVt-PT-004B-CTLFireability-07 5753589 m, 88368 m/sec, 37495329 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 60/487 28/32 ShieldRVt-PT-004B-CTLFireability-07 6323432 m, 113968 m/sec, 41072073 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 65/487 30/32 ShieldRVt-PT-004B-CTLFireability-07 6859762 m, 107266 m/sec, 44593915 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 70/487 32/32 ShieldRVt-PT-004B-CTLFireability-07 7332086 m, 94464 m/sec, 48017257 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
ShieldRVt-PT-004B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 ShieldRVt-PT-004B-CTLFireability-06
lola: time limit : 556 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-06
lola: result : false
lola: markings : 4233
lola: fired transitions : 7421
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 ShieldRVt-PT-004B-CTLFireability-05
lola: time limit : 667 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-05
lola: result : false
lola: markings : 79
lola: fired transitions : 160
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 12 ShieldRVt-PT-004B-CTLFireability-04
lola: time limit : 834 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-04
lola: result : false
lola: markings : 77
lola: fired transitions : 77
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 ShieldRVt-PT-004B-CTLFireability-03
lola: time limit : 1113 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-04: DISJ false DISJ
ShieldRVt-PT-004B-CTLFireability-05: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/1113 4/32 ShieldRVt-PT-004B-CTLFireability-03 728450 m, 145690 m/sec, 2618468 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-04: DISJ false DISJ
ShieldRVt-PT-004B-CTLFireability-05: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/1113 7/32 ShieldRVt-PT-004B-CTLFireability-03 1401353 m, 134580 m/sec, 5092855 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-04: DISJ false DISJ
ShieldRVt-PT-004B-CTLFireability-05: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/1113 10/32 ShieldRVt-PT-004B-CTLFireability-03 2040577 m, 127844 m/sec, 7514529 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-04: DISJ false DISJ
ShieldRVt-PT-004B-CTLFireability-05: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/1113 13/32 ShieldRVt-PT-004B-CTLFireability-03 2668744 m, 125633 m/sec, 9885579 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-04: DISJ false DISJ
ShieldRVt-PT-004B-CTLFireability-05: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/1113 17/32 ShieldRVt-PT-004B-CTLFireability-03 3330498 m, 132350 m/sec, 12400409 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-04: DISJ false DISJ
ShieldRVt-PT-004B-CTLFireability-05: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/1113 20/32 ShieldRVt-PT-004B-CTLFireability-03 3959628 m, 125826 m/sec, 14815085 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-04: DISJ false DISJ
ShieldRVt-PT-004B-CTLFireability-05: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/1113 22/32 ShieldRVt-PT-004B-CTLFireability-03 4530001 m, 114074 m/sec, 17026552 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-04: DISJ false DISJ
ShieldRVt-PT-004B-CTLFireability-05: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/1113 25/32 ShieldRVt-PT-004B-CTLFireability-03 5094037 m, 112807 m/sec, 19203606 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-04: DISJ false DISJ
ShieldRVt-PT-004B-CTLFireability-05: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/1113 28/32 ShieldRVt-PT-004B-CTLFireability-03 5664638 m, 114120 m/sec, 21453360 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-04: DISJ false DISJ
ShieldRVt-PT-004B-CTLFireability-05: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/1113 31/32 ShieldRVt-PT-004B-CTLFireability-03 6271872 m, 121446 m/sec, 23890494 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-04: DISJ false DISJ
ShieldRVt-PT-004B-CTLFireability-05: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-004B-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 ShieldRVt-PT-004B-CTLFireability-02
lola: time limit : 1642 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-02
lola: result : false
lola: markings : 87
lola: fired transitions : 87
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ShieldRVt-PT-004B-CTLFireability-00
lola: time limit : 3284 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ShieldRVt-PT-004B-CTLFireability-00
lola: result : false
lola: markings : 79
lola: fired transitions : 81
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-004B-CTLFireability-00: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-01: CTL unknown AGGR
ShieldRVt-PT-004B-CTLFireability-02: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-03: CTL unknown AGGR
ShieldRVt-PT-004B-CTLFireability-04: DISJ false DISJ
ShieldRVt-PT-004B-CTLFireability-05: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-07: CTL unknown AGGR
ShieldRVt-PT-004B-CTLFireability-08: CTL unknown AGGR
ShieldRVt-PT-004B-CTLFireability-09: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-10: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-11: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-12: CTL true CTL model checker
ShieldRVt-PT-004B-CTLFireability-13: CTL false CTL model checker
ShieldRVt-PT-004B-CTLFireability-14: AFAG false CTL model checker
ShieldRVt-PT-004B-CTLFireability-15: CTL unknown AGGR


Time elapsed: 316 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-004B"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ShieldRVt-PT-004B, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r423-tajo-167905976400234"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-004B.tgz
mv ShieldRVt-PT-004B execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;