Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r422-tajo-167905976100530.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is SimpleLoadBal-PT-20, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r422-tajo-167905976100530
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.5M
-rw-r--r-- 1 mcc users 8.5K Feb 26 03:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K Feb 26 03:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Feb 26 03:49 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 26 03:49 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 17:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 17:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 17:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 20K Feb 26 03:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 172K Feb 26 03:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 03:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 26 03:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 2.0M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-00
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-01
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-02
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-03
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-04
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-05
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-06
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-07
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-08
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-09
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-10
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-11
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-12
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-13
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-14
FORMULA_NAME SimpleLoadBal-PT-20-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679227896176

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SimpleLoadBal-PT-20
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT SimpleLoadBal-PT-20
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA SimpleLoadBal-PT-20-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-20-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-20-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-20-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-20-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393340 kB
MemFree: 4211844 kB
After kill :
MemTotal: 16393340 kB
MemFree: 16165324 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 20 (type EXCL) for 19 SimpleLoadBal-PT-20-CTLFireability-05
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 20 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-05
lola: result : true
lola: markings : 68
lola: fired transitions : 140
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 45 (type EXCL) for 44 SimpleLoadBal-PT-20-CTLFireability-12
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 58 (type FNDP) for 3 SimpleLoadBal-PT-20-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type EQUN) for 3 SimpleLoadBal-PT-20-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type SRCH) for 3 SimpleLoadBal-PT-20-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 62 (type SRCH) for SimpleLoadBal-PT-20-CTLFireability-01
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type FNDP) for 29 SimpleLoadBal-PT-20-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/CTLFireability-59.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 2/211 2/32 SimpleLoadBal-PT-20-CTLFireability-12 234334 m, 46866 m/sec, 875476 t fired, .
57 EF FNDP 2/1798 0/5 SimpleLoadBal-PT-20-CTLFireability-07 11178 t fired, 1 attempts, .
58 EF FNDP 2/1798 0/5 SimpleLoadBal-PT-20-CTLFireability-01 11228 t fired, 1 attempts, .
59 EF STEQ 2/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 6 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 7/211 5/32 SimpleLoadBal-PT-20-CTLFireability-12 913042 m, 135741 m/sec, 3368710 t fired, .
57 EF FNDP 7/1796 0/5 SimpleLoadBal-PT-20-CTLFireability-07 46201 t fired, 1 attempts, .
58 EF FNDP 7/1796 0/5 SimpleLoadBal-PT-20-CTLFireability-01 46311 t fired, 1 attempts, .
59 EF STEQ 7/3594 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 11 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 12/211 8/32 SimpleLoadBal-PT-20-CTLFireability-12 1582700 m, 133931 m/sec, 5732178 t fired, .
57 EF FNDP 12/1791 0/5 SimpleLoadBal-PT-20-CTLFireability-07 80487 t fired, 1 attempts, .
58 EF FNDP 12/1791 0/5 SimpleLoadBal-PT-20-CTLFireability-01 80990 t fired, 1 attempts, .
59 EF STEQ 12/3589 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 16 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 17/211 11/32 SimpleLoadBal-PT-20-CTLFireability-12 2252660 m, 133992 m/sec, 7949346 t fired, .
57 EF FNDP 17/1786 0/5 SimpleLoadBal-PT-20-CTLFireability-07 115024 t fired, 1 attempts, .
58 EF FNDP 17/1786 0/5 SimpleLoadBal-PT-20-CTLFireability-01 115650 t fired, 1 attempts, .
59 EF STEQ 17/3584 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 21 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 22/211 14/32 SimpleLoadBal-PT-20-CTLFireability-12 2923012 m, 134070 m/sec, 10136005 t fired, .
57 EF FNDP 22/1781 0/5 SimpleLoadBal-PT-20-CTLFireability-07 149431 t fired, 1 attempts, .
58 EF FNDP 22/1781 0/5 SimpleLoadBal-PT-20-CTLFireability-01 150121 t fired, 1 attempts, .
59 EF STEQ 22/3579 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 26 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 27/211 17/32 SimpleLoadBal-PT-20-CTLFireability-12 3586980 m, 132793 m/sec, 12396461 t fired, .
57 EF FNDP 27/1776 0/5 SimpleLoadBal-PT-20-CTLFireability-07 183713 t fired, 1 attempts, .
58 EF FNDP 27/1776 0/5 SimpleLoadBal-PT-20-CTLFireability-01 184491 t fired, 1 attempts, .
59 EF STEQ 27/3574 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 31 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 32/211 20/32 SimpleLoadBal-PT-20-CTLFireability-12 4262770 m, 135158 m/sec, 14634931 t fired, .
57 EF FNDP 32/1771 0/5 SimpleLoadBal-PT-20-CTLFireability-07 218038 t fired, 1 attempts, .
58 EF FNDP 32/1771 0/5 SimpleLoadBal-PT-20-CTLFireability-01 218730 t fired, 1 attempts, .
59 EF STEQ 32/3569 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 36 secs. Pages in use: 20
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 37/211 23/32 SimpleLoadBal-PT-20-CTLFireability-12 4945490 m, 136544 m/sec, 16778021 t fired, .
57 EF FNDP 37/1766 0/5 SimpleLoadBal-PT-20-CTLFireability-07 252297 t fired, 1 attempts, .
58 EF FNDP 37/1766 0/5 SimpleLoadBal-PT-20-CTLFireability-01 253026 t fired, 1 attempts, .
59 EF STEQ 37/3564 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 41 secs. Pages in use: 23
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 42/211 26/32 SimpleLoadBal-PT-20-CTLFireability-12 5664265 m, 143755 m/sec, 18580436 t fired, .
57 EF FNDP 42/1761 0/5 SimpleLoadBal-PT-20-CTLFireability-07 286567 t fired, 1 attempts, .
58 EF FNDP 42/1761 0/5 SimpleLoadBal-PT-20-CTLFireability-01 287274 t fired, 1 attempts, .
59 EF STEQ 42/3559 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 46 secs. Pages in use: 26
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 47/211 29/32 SimpleLoadBal-PT-20-CTLFireability-12 6356293 m, 138405 m/sec, 20630325 t fired, .
57 EF FNDP 47/1756 0/5 SimpleLoadBal-PT-20-CTLFireability-07 320787 t fired, 1 attempts, .
58 EF FNDP 47/1756 0/5 SimpleLoadBal-PT-20-CTLFireability-01 321501 t fired, 1 attempts, .
59 EF STEQ 47/3554 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 51 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 52/211 32/32 SimpleLoadBal-PT-20-CTLFireability-12 7063621 m, 141465 m/sec, 22494821 t fired, .
57 EF FNDP 52/1751 0/5 SimpleLoadBal-PT-20-CTLFireability-07 355011 t fired, 1 attempts, .
58 EF FNDP 52/1751 0/5 SimpleLoadBal-PT-20-CTLFireability-01 355763 t fired, 1 attempts, .
59 EF STEQ 52/3549 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 57/1746 0/5 SimpleLoadBal-PT-20-CTLFireability-07 389189 t fired, 1 attempts, .
58 EF FNDP 57/1746 0/5 SimpleLoadBal-PT-20-CTLFireability-01 389991 t fired, 1 attempts, .
59 EF STEQ 57/3544 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 SimpleLoadBal-PT-20-CTLFireability-15
lola: time limit : 221 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-15
lola: result : true
lola: markings : 3328
lola: fired transitions : 4918
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 SimpleLoadBal-PT-20-CTLFireability-14
lola: time limit : 235 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/235 3/32 SimpleLoadBal-PT-20-CTLFireability-14 461669 m, 92333 m/sec, 2184368 t fired, .
57 EF FNDP 62/1741 0/5 SimpleLoadBal-PT-20-CTLFireability-07 423402 t fired, 1 attempts, .
58 EF FNDP 62/1741 0/5 SimpleLoadBal-PT-20-CTLFireability-01 424172 t fired, 1 attempts, .
59 EF STEQ 62/3539 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/235 5/32 SimpleLoadBal-PT-20-CTLFireability-14 936815 m, 95029 m/sec, 4394527 t fired, .
57 EF FNDP 67/1736 0/5 SimpleLoadBal-PT-20-CTLFireability-07 457577 t fired, 1 attempts, .
58 EF FNDP 67/1736 0/5 SimpleLoadBal-PT-20-CTLFireability-01 458268 t fired, 1 attempts, .
59 EF STEQ 67/3534 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/235 7/32 SimpleLoadBal-PT-20-CTLFireability-14 1403878 m, 93412 m/sec, 6513541 t fired, .
57 EF FNDP 72/1731 0/5 SimpleLoadBal-PT-20-CTLFireability-07 491810 t fired, 1 attempts, .
58 EF FNDP 72/1731 0/5 SimpleLoadBal-PT-20-CTLFireability-01 492509 t fired, 1 attempts, .
59 EF STEQ 72/3529 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/235 9/32 SimpleLoadBal-PT-20-CTLFireability-14 1862110 m, 91646 m/sec, 8499878 t fired, .
57 EF FNDP 77/1726 0/5 SimpleLoadBal-PT-20-CTLFireability-07 525943 t fired, 1 attempts, .
58 EF FNDP 77/1726 0/5 SimpleLoadBal-PT-20-CTLFireability-01 526665 t fired, 1 attempts, .
59 EF STEQ 77/3524 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 25/235 11/32 SimpleLoadBal-PT-20-CTLFireability-14 2311872 m, 89952 m/sec, 10488457 t fired, .
57 EF FNDP 82/1721 0/5 SimpleLoadBal-PT-20-CTLFireability-07 560068 t fired, 1 attempts, .
58 EF FNDP 82/1721 0/5 SimpleLoadBal-PT-20-CTLFireability-01 560806 t fired, 1 attempts, .
59 EF STEQ 82/3519 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 30/235 13/32 SimpleLoadBal-PT-20-CTLFireability-14 2767091 m, 91043 m/sec, 12353193 t fired, .
57 EF FNDP 87/1716 0/5 SimpleLoadBal-PT-20-CTLFireability-07 594262 t fired, 1 attempts, .
58 EF FNDP 87/1716 0/5 SimpleLoadBal-PT-20-CTLFireability-01 594943 t fired, 1 attempts, .
59 EF STEQ 87/3514 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 35/235 15/32 SimpleLoadBal-PT-20-CTLFireability-14 3215121 m, 89606 m/sec, 14401757 t fired, .
57 EF FNDP 92/1711 0/5 SimpleLoadBal-PT-20-CTLFireability-07 628408 t fired, 1 attempts, .
58 EF FNDP 92/1711 0/5 SimpleLoadBal-PT-20-CTLFireability-01 629054 t fired, 1 attempts, .
59 EF STEQ 92/3509 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 40/235 17/32 SimpleLoadBal-PT-20-CTLFireability-14 3672986 m, 91573 m/sec, 16377066 t fired, .
57 EF FNDP 97/1706 0/5 SimpleLoadBal-PT-20-CTLFireability-07 662608 t fired, 1 attempts, .
58 EF FNDP 97/1706 0/5 SimpleLoadBal-PT-20-CTLFireability-01 663182 t fired, 1 attempts, .
59 EF STEQ 97/3504 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 45/235 19/32 SimpleLoadBal-PT-20-CTLFireability-14 4137560 m, 92914 m/sec, 18388091 t fired, .
57 EF FNDP 102/1701 0/5 SimpleLoadBal-PT-20-CTLFireability-07 696782 t fired, 1 attempts, .
58 EF FNDP 102/1701 0/5 SimpleLoadBal-PT-20-CTLFireability-01 697296 t fired, 1 attempts, .
59 EF STEQ 102/3499 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 50/235 21/32 SimpleLoadBal-PT-20-CTLFireability-14 4597603 m, 92008 m/sec, 20344858 t fired, .
57 EF FNDP 107/1696 0/5 SimpleLoadBal-PT-20-CTLFireability-07 730960 t fired, 1 attempts, .
58 EF FNDP 107/1696 0/5 SimpleLoadBal-PT-20-CTLFireability-01 731380 t fired, 1 attempts, .
59 EF STEQ 107/3494 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 55/235 23/32 SimpleLoadBal-PT-20-CTLFireability-14 5064075 m, 93294 m/sec, 22094612 t fired, .
57 EF FNDP 112/1691 0/5 SimpleLoadBal-PT-20-CTLFireability-07 765036 t fired, 1 attempts, .
58 EF FNDP 112/1691 0/5 SimpleLoadBal-PT-20-CTLFireability-01 765429 t fired, 1 attempts, .
59 EF STEQ 112/3489 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 60/235 25/32 SimpleLoadBal-PT-20-CTLFireability-14 5522403 m, 91665 m/sec, 23804826 t fired, .
57 EF FNDP 117/1686 0/5 SimpleLoadBal-PT-20-CTLFireability-07 799134 t fired, 1 attempts, .
58 EF FNDP 117/1686 0/5 SimpleLoadBal-PT-20-CTLFireability-01 799479 t fired, 1 attempts, .
59 EF STEQ 117/3484 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 65/235 27/32 SimpleLoadBal-PT-20-CTLFireability-14 5981643 m, 91848 m/sec, 25497861 t fired, .
57 EF FNDP 122/1681 0/5 SimpleLoadBal-PT-20-CTLFireability-07 833153 t fired, 1 attempts, .
58 EF FNDP 122/1681 0/5 SimpleLoadBal-PT-20-CTLFireability-01 833515 t fired, 1 attempts, .
59 EF STEQ 122/3479 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 70/235 29/32 SimpleLoadBal-PT-20-CTLFireability-14 6441753 m, 92022 m/sec, 27251355 t fired, .
57 EF FNDP 127/1676 0/5 SimpleLoadBal-PT-20-CTLFireability-07 867180 t fired, 1 attempts, .
58 EF FNDP 127/1676 0/5 SimpleLoadBal-PT-20-CTLFireability-01 867516 t fired, 1 attempts, .
59 EF STEQ 127/3474 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 75/235 31/32 SimpleLoadBal-PT-20-CTLFireability-14 6900806 m, 91810 m/sec, 29018439 t fired, .
57 EF FNDP 132/1671 0/5 SimpleLoadBal-PT-20-CTLFireability-07 901120 t fired, 1 attempts, .
58 EF FNDP 132/1671 0/5 SimpleLoadBal-PT-20-CTLFireability-01 901450 t fired, 1 attempts, .
59 EF STEQ 132/3469 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 137/1666 0/5 SimpleLoadBal-PT-20-CTLFireability-07 935108 t fired, 1 attempts, .
58 EF FNDP 137/1666 0/5 SimpleLoadBal-PT-20-CTLFireability-01 933386 t fired, 1 attempts, .
59 EF STEQ 137/3464 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 47 SimpleLoadBal-PT-20-CTLFireability-13
lola: time limit : 247 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/247 2/32 SimpleLoadBal-PT-20-CTLFireability-13 424268 m, 84853 m/sec, 2844266 t fired, .
57 EF FNDP 142/1661 0/5 SimpleLoadBal-PT-20-CTLFireability-07 969138 t fired, 1 attempts, .
58 EF FNDP 142/1661 0/5 SimpleLoadBal-PT-20-CTLFireability-01 967407 t fired, 1 attempts, .
59 EF STEQ 142/3459 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/247 5/32 SimpleLoadBal-PT-20-CTLFireability-13 869881 m, 89122 m/sec, 5811604 t fired, .
57 EF FNDP 147/1656 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1003143 t fired, 2 attempts, .
58 EF FNDP 147/1656 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1001407 t fired, 2 attempts, .
59 EF STEQ 147/3454 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/247 7/32 SimpleLoadBal-PT-20-CTLFireability-13 1312928 m, 88609 m/sec, 8733561 t fired, .
57 EF FNDP 152/1651 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1037218 t fired, 2 attempts, .
58 EF FNDP 152/1651 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1035457 t fired, 2 attempts, .
59 EF STEQ 152/3449 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/247 9/32 SimpleLoadBal-PT-20-CTLFireability-13 1752426 m, 87899 m/sec, 11553093 t fired, .
57 EF FNDP 157/1646 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1071298 t fired, 2 attempts, .
58 EF FNDP 157/1646 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1069485 t fired, 2 attempts, .
59 EF STEQ 157/3444 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/247 10/32 SimpleLoadBal-PT-20-CTLFireability-13 2186465 m, 86807 m/sec, 14265976 t fired, .
57 EF FNDP 162/1641 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1105246 t fired, 2 attempts, .
58 EF FNDP 162/1641 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1103500 t fired, 2 attempts, .
59 EF STEQ 162/3439 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/247 12/32 SimpleLoadBal-PT-20-CTLFireability-13 2621571 m, 87021 m/sec, 17053780 t fired, .
57 EF FNDP 167/1636 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1139275 t fired, 2 attempts, .
58 EF FNDP 167/1636 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1137520 t fired, 2 attempts, .
59 EF STEQ 167/3434 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 35/247 14/32 SimpleLoadBal-PT-20-CTLFireability-13 3056388 m, 86963 m/sec, 19807283 t fired, .
57 EF FNDP 172/1631 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1173402 t fired, 2 attempts, .
58 EF FNDP 172/1631 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1171534 t fired, 2 attempts, .
59 EF STEQ 172/3429 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 40/247 16/32 SimpleLoadBal-PT-20-CTLFireability-13 3466827 m, 82087 m/sec, 22480773 t fired, .
57 EF FNDP 177/1626 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1205582 t fired, 2 attempts, .
58 EF FNDP 177/1626 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1203813 t fired, 2 attempts, .
59 EF STEQ 177/3424 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 45/247 18/32 SimpleLoadBal-PT-20-CTLFireability-13 3874159 m, 81466 m/sec, 25004246 t fired, .
57 EF FNDP 182/1621 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1234854 t fired, 2 attempts, .
58 EF FNDP 182/1621 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1235687 t fired, 2 attempts, .
59 EF STEQ 182/3419 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 50/247 20/32 SimpleLoadBal-PT-20-CTLFireability-13 4279067 m, 80981 m/sec, 27508061 t fired, .
57 EF FNDP 187/1616 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1264806 t fired, 2 attempts, .
58 EF FNDP 187/1616 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1266781 t fired, 2 attempts, .
59 EF STEQ 187/3414 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 55/247 22/32 SimpleLoadBal-PT-20-CTLFireability-13 4677636 m, 79713 m/sec, 30023696 t fired, .
57 EF FNDP 192/1611 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1295909 t fired, 2 attempts, .
58 EF FNDP 192/1611 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1298106 t fired, 2 attempts, .
59 EF STEQ 192/3409 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 60/247 23/32 SimpleLoadBal-PT-20-CTLFireability-13 5088917 m, 82256 m/sec, 32340836 t fired, .
57 EF FNDP 197/1606 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1326471 t fired, 2 attempts, .
58 EF FNDP 197/1606 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1329098 t fired, 2 attempts, .
59 EF STEQ 197/3404 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 65/247 25/32 SimpleLoadBal-PT-20-CTLFireability-13 5504560 m, 83128 m/sec, 34763385 t fired, .
57 EF FNDP 202/1601 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1355929 t fired, 2 attempts, .
58 EF FNDP 202/1601 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1360690 t fired, 2 attempts, .
59 EF STEQ 202/3399 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 70/247 27/32 SimpleLoadBal-PT-20-CTLFireability-13 5932677 m, 85623 m/sec, 37196520 t fired, .
57 EF FNDP 207/1596 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1385432 t fired, 2 attempts, .
58 EF FNDP 207/1596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1393650 t fired, 2 attempts, .
59 EF STEQ 207/3394 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 75/247 29/32 SimpleLoadBal-PT-20-CTLFireability-13 6377136 m, 88891 m/sec, 39796245 t fired, .
57 EF FNDP 212/1591 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1417361 t fired, 2 attempts, .
58 EF FNDP 212/1591 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1427510 t fired, 2 attempts, .
59 EF STEQ 212/3389 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 80/247 31/32 SimpleLoadBal-PT-20-CTLFireability-13 6818085 m, 88189 m/sec, 42336587 t fired, .
57 EF FNDP 217/1586 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1451622 t fired, 2 attempts, .
58 EF FNDP 217/1586 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1461121 t fired, 2 attempts, .
59 EF STEQ 217/3384 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 222/1581 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1486147 t fired, 2 attempts, .
58 EF FNDP 222/1581 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1495167 t fired, 2 attempts, .
59 EF STEQ 222/3379 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 SimpleLoadBal-PT-20-CTLFireability-11
lola: time limit : 259 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/259 9/32 SimpleLoadBal-PT-20-CTLFireability-11 1962880 m, 392576 m/sec, 2578070 t fired, .
57 EF FNDP 227/1576 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1520511 t fired, 2 attempts, .
58 EF FNDP 227/1576 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1529189 t fired, 2 attempts, .
59 EF STEQ 227/3374 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/259 17/32 SimpleLoadBal-PT-20-CTLFireability-11 3903762 m, 388176 m/sec, 5112593 t fired, .
57 EF FNDP 232/1571 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1555230 t fired, 2 attempts, .
58 EF FNDP 232/1571 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1563205 t fired, 2 attempts, .
59 EF STEQ 232/3369 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/259 25/32 SimpleLoadBal-PT-20-CTLFireability-11 5876672 m, 394582 m/sec, 7730261 t fired, .
57 EF FNDP 237/1566 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1589839 t fired, 2 attempts, .
58 EF FNDP 237/1566 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1597207 t fired, 2 attempts, .
59 EF STEQ 237/3364 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 242/1561 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1624450 t fired, 2 attempts, .
58 EF FNDP 242/1561 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1631229 t fired, 2 attempts, .
59 EF STEQ 242/3359 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 39 (type EXCL) for 38 SimpleLoadBal-PT-20-CTLFireability-10
lola: time limit : 279 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-10
lola: result : true
lola: markings : 69
lola: fired transitions : 70
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 SimpleLoadBal-PT-20-CTLFireability-09
lola: time limit : 304 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/304 4/32 SimpleLoadBal-PT-20-CTLFireability-09 843761 m, 168752 m/sec, 4323325 t fired, .
57 EF FNDP 247/1556 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1659171 t fired, 2 attempts, .
58 EF FNDP 247/1556 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1665298 t fired, 2 attempts, .
59 EF STEQ 247/3354 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/304 8/32 SimpleLoadBal-PT-20-CTLFireability-09 1698947 m, 171037 m/sec, 8702528 t fired, .
57 EF FNDP 252/1551 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1693931 t fired, 2 attempts, .
58 EF FNDP 252/1551 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1699438 t fired, 2 attempts, .
59 EF STEQ 252/3349 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 15/304 12/32 SimpleLoadBal-PT-20-CTLFireability-09 2533303 m, 166871 m/sec, 12973291 t fired, .
57 EF FNDP 257/1546 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1728583 t fired, 2 attempts, .
58 EF FNDP 257/1546 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1733554 t fired, 2 attempts, .
59 EF STEQ 257/3344 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 20/304 16/32 SimpleLoadBal-PT-20-CTLFireability-09 3356901 m, 164719 m/sec, 17245945 t fired, .
57 EF FNDP 262/1541 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1763314 t fired, 2 attempts, .
58 EF FNDP 262/1541 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1767694 t fired, 2 attempts, .
59 EF STEQ 262/3339 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 25/304 19/32 SimpleLoadBal-PT-20-CTLFireability-09 4163055 m, 161230 m/sec, 21420016 t fired, .
57 EF FNDP 267/1536 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1798085 t fired, 2 attempts, .
58 EF FNDP 267/1536 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1802112 t fired, 2 attempts, .
59 EF STEQ 267/3334 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 30/304 23/32 SimpleLoadBal-PT-20-CTLFireability-09 4993773 m, 166143 m/sec, 25581969 t fired, .
57 EF FNDP 272/1531 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1832941 t fired, 2 attempts, .
58 EF FNDP 272/1531 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1836528 t fired, 2 attempts, .
59 EF STEQ 272/3329 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 35/304 27/32 SimpleLoadBal-PT-20-CTLFireability-09 5812974 m, 163840 m/sec, 29791602 t fired, .
57 EF FNDP 277/1526 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1867642 t fired, 2 attempts, .
58 EF FNDP 277/1526 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1870854 t fired, 2 attempts, .
59 EF STEQ 277/3324 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 40/304 30/32 SimpleLoadBal-PT-20-CTLFireability-09 6627157 m, 162836 m/sec, 33915588 t fired, .
57 EF FNDP 282/1521 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1902523 t fired, 2 attempts, .
58 EF FNDP 282/1521 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1904981 t fired, 2 attempts, .
59 EF STEQ 282/3319 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 287/1516 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1937183 t fired, 2 attempts, .
58 EF FNDP 287/1516 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1939563 t fired, 2 attempts, .
59 EF STEQ 287/3314 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 32 SimpleLoadBal-PT-20-CTLFireability-08
lola: time limit : 330 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-08
lola: result : true
lola: markings : 68
lola: fired transitions : 136
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 22 SimpleLoadBal-PT-20-CTLFireability-06
lola: time limit : 367 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 5/367 1/32 SimpleLoadBal-PT-20-CTLFireability-06 33159 m, 6631 m/sec, 60484 t fired, .
57 EF FNDP 292/1511 0/5 SimpleLoadBal-PT-20-CTLFireability-07 1972035 t fired, 2 attempts, .
58 EF FNDP 292/1511 0/5 SimpleLoadBal-PT-20-CTLFireability-01 1974048 t fired, 2 attempts, .
59 EF STEQ 292/3309 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 10/367 1/32 SimpleLoadBal-PT-20-CTLFireability-06 68121 m, 6992 m/sec, 126989 t fired, .
57 EF FNDP 297/1506 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2006773 t fired, 3 attempts, .
58 EF FNDP 297/1506 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2008682 t fired, 3 attempts, .
59 EF STEQ 297/3304 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 15/367 1/32 SimpleLoadBal-PT-20-CTLFireability-06 103022 m, 6980 m/sec, 194208 t fired, .
57 EF FNDP 302/1501 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2041593 t fired, 3 attempts, .
58 EF FNDP 302/1501 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2043222 t fired, 3 attempts, .
59 EF STEQ 302/3299 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 20/367 1/32 SimpleLoadBal-PT-20-CTLFireability-06 137898 m, 6975 m/sec, 261633 t fired, .
57 EF FNDP 307/1496 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2076270 t fired, 3 attempts, .
58 EF FNDP 307/1496 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2077761 t fired, 3 attempts, .
59 EF STEQ 307/3294 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 25/367 1/32 SimpleLoadBal-PT-20-CTLFireability-06 172524 m, 6925 m/sec, 328172 t fired, .
57 EF FNDP 312/1491 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2110982 t fired, 3 attempts, .
58 EF FNDP 312/1491 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2112449 t fired, 3 attempts, .
59 EF STEQ 312/3289 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 30/367 1/32 SimpleLoadBal-PT-20-CTLFireability-06 207201 m, 6935 m/sec, 396209 t fired, .
57 EF FNDP 317/1486 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2145649 t fired, 3 attempts, .
58 EF FNDP 317/1486 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2147099 t fired, 3 attempts, .
59 EF STEQ 317/3284 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 35/367 1/32 SimpleLoadBal-PT-20-CTLFireability-06 241729 m, 6905 m/sec, 464806 t fired, .
57 EF FNDP 322/1481 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2180166 t fired, 3 attempts, .
58 EF FNDP 322/1481 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2181814 t fired, 3 attempts, .
59 EF STEQ 322/3279 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 40/367 2/32 SimpleLoadBal-PT-20-CTLFireability-06 276214 m, 6897 m/sec, 534132 t fired, .
57 EF FNDP 327/1476 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2214804 t fired, 3 attempts, .
58 EF FNDP 327/1476 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2216501 t fired, 3 attempts, .
59 EF STEQ 327/3274 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 45/367 2/32 SimpleLoadBal-PT-20-CTLFireability-06 310513 m, 6859 m/sec, 603639 t fired, .
57 EF FNDP 332/1471 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2249515 t fired, 3 attempts, .
58 EF FNDP 332/1471 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2251400 t fired, 3 attempts, .
59 EF STEQ 332/3269 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 50/367 2/32 SimpleLoadBal-PT-20-CTLFireability-06 344934 m, 6884 m/sec, 673352 t fired, .
57 EF FNDP 337/1466 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2284225 t fired, 3 attempts, .
58 EF FNDP 337/1466 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2286286 t fired, 3 attempts, .
59 EF STEQ 337/3264 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 55/367 2/32 SimpleLoadBal-PT-20-CTLFireability-06 379152 m, 6843 m/sec, 742993 t fired, .
57 EF FNDP 342/1461 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2318734 t fired, 3 attempts, .
58 EF FNDP 342/1461 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2321170 t fired, 3 attempts, .
59 EF STEQ 342/3259 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 60/367 2/32 SimpleLoadBal-PT-20-CTLFireability-06 413429 m, 6855 m/sec, 812259 t fired, .
57 EF FNDP 347/1456 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2353293 t fired, 3 attempts, .
58 EF FNDP 347/1456 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2356102 t fired, 3 attempts, .
59 EF STEQ 347/3254 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 65/367 2/32 SimpleLoadBal-PT-20-CTLFireability-06 447713 m, 6856 m/sec, 883006 t fired, .
57 EF FNDP 352/1451 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2387851 t fired, 3 attempts, .
58 EF FNDP 352/1451 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2391036 t fired, 3 attempts, .
59 EF STEQ 352/3249 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 70/367 2/32 SimpleLoadBal-PT-20-CTLFireability-06 481900 m, 6837 m/sec, 954036 t fired, .
57 EF FNDP 357/1446 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2422345 t fired, 3 attempts, .
58 EF FNDP 357/1446 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2425889 t fired, 3 attempts, .
59 EF STEQ 357/3244 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 75/367 3/32 SimpleLoadBal-PT-20-CTLFireability-06 516054 m, 6830 m/sec, 1024469 t fired, .
57 EF FNDP 362/1441 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2456674 t fired, 3 attempts, .
58 EF FNDP 362/1441 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2460887 t fired, 3 attempts, .
59 EF STEQ 362/3239 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 80/367 3/32 SimpleLoadBal-PT-20-CTLFireability-06 550394 m, 6868 m/sec, 1095321 t fired, .
57 EF FNDP 367/1436 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2491070 t fired, 3 attempts, .
58 EF FNDP 367/1436 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2495894 t fired, 3 attempts, .
59 EF STEQ 367/3234 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 85/367 3/32 SimpleLoadBal-PT-20-CTLFireability-06 584607 m, 6842 m/sec, 1165978 t fired, .
57 EF FNDP 372/1431 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2525470 t fired, 3 attempts, .
58 EF FNDP 372/1431 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2530995 t fired, 3 attempts, .
59 EF STEQ 372/3229 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 90/367 3/32 SimpleLoadBal-PT-20-CTLFireability-06 618496 m, 6777 m/sec, 1236063 t fired, .
57 EF FNDP 377/1426 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2559725 t fired, 3 attempts, .
58 EF FNDP 377/1426 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2565697 t fired, 3 attempts, .
59 EF STEQ 377/3224 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 95/367 3/32 SimpleLoadBal-PT-20-CTLFireability-06 652792 m, 6859 m/sec, 1306423 t fired, .
57 EF FNDP 382/1421 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2594049 t fired, 3 attempts, .
58 EF FNDP 382/1421 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2600597 t fired, 3 attempts, .
59 EF STEQ 382/3219 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 100/367 3/32 SimpleLoadBal-PT-20-CTLFireability-06 686934 m, 6828 m/sec, 1377377 t fired, .
57 EF FNDP 387/1416 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2628335 t fired, 3 attempts, .
58 EF FNDP 387/1416 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2635579 t fired, 3 attempts, .
59 EF STEQ 387/3214 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 105/367 3/32 SimpleLoadBal-PT-20-CTLFireability-06 720861 m, 6785 m/sec, 1448509 t fired, .
57 EF FNDP 392/1411 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2662630 t fired, 3 attempts, .
58 EF FNDP 392/1411 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2670371 t fired, 3 attempts, .
59 EF STEQ 392/3209 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 110/367 3/32 SimpleLoadBal-PT-20-CTLFireability-06 754908 m, 6809 m/sec, 1519899 t fired, .
57 EF FNDP 397/1406 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2696835 t fired, 3 attempts, .
58 EF FNDP 397/1406 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2705137 t fired, 3 attempts, .
59 EF STEQ 397/3204 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 115/367 4/32 SimpleLoadBal-PT-20-CTLFireability-06 788801 m, 6778 m/sec, 1590793 t fired, .
57 EF FNDP 402/1401 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2731080 t fired, 3 attempts, .
58 EF FNDP 402/1401 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2739828 t fired, 3 attempts, .
59 EF STEQ 402/3199 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 120/367 4/32 SimpleLoadBal-PT-20-CTLFireability-06 822717 m, 6783 m/sec, 1661683 t fired, .
57 EF FNDP 407/1396 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2765352 t fired, 3 attempts, .
58 EF FNDP 407/1396 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2774650 t fired, 3 attempts, .
59 EF STEQ 407/3194 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 125/367 4/32 SimpleLoadBal-PT-20-CTLFireability-06 857027 m, 6862 m/sec, 1732474 t fired, .
57 EF FNDP 412/1391 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2799583 t fired, 3 attempts, .
58 EF FNDP 412/1391 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2809547 t fired, 3 attempts, .
59 EF STEQ 412/3189 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 130/367 4/32 SimpleLoadBal-PT-20-CTLFireability-06 891880 m, 6970 m/sec, 1803405 t fired, .
57 EF FNDP 417/1386 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2833847 t fired, 3 attempts, .
58 EF FNDP 417/1386 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2844378 t fired, 3 attempts, .
59 EF STEQ 417/3184 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 135/367 4/32 SimpleLoadBal-PT-20-CTLFireability-06 925813 m, 6786 m/sec, 1874965 t fired, .
57 EF FNDP 422/1381 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2867869 t fired, 3 attempts, .
58 EF FNDP 422/1381 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2879133 t fired, 3 attempts, .
59 EF STEQ 422/3179 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 140/367 4/32 SimpleLoadBal-PT-20-CTLFireability-06 959880 m, 6813 m/sec, 1947200 t fired, .
57 EF FNDP 427/1376 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2902036 t fired, 3 attempts, .
58 EF FNDP 427/1376 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2913931 t fired, 3 attempts, .
59 EF STEQ 427/3174 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 145/367 4/32 SimpleLoadBal-PT-20-CTLFireability-06 993907 m, 6805 m/sec, 2018167 t fired, .
57 EF FNDP 432/1371 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2936062 t fired, 3 attempts, .
58 EF FNDP 432/1371 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2948591 t fired, 3 attempts, .
59 EF STEQ 432/3169 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 150/367 5/32 SimpleLoadBal-PT-20-CTLFireability-06 1027633 m, 6745 m/sec, 2090012 t fired, .
57 EF FNDP 437/1366 0/5 SimpleLoadBal-PT-20-CTLFireability-07 2970205 t fired, 3 attempts, .
58 EF FNDP 437/1366 0/5 SimpleLoadBal-PT-20-CTLFireability-01 2983456 t fired, 3 attempts, .
59 EF STEQ 437/3164 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 155/367 5/32 SimpleLoadBal-PT-20-CTLFireability-06 1061411 m, 6755 m/sec, 2161290 t fired, .
57 EF FNDP 442/1361 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3004319 t fired, 4 attempts, .
58 EF FNDP 442/1361 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3018134 t fired, 4 attempts, .
59 EF STEQ 442/3159 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 160/367 5/32 SimpleLoadBal-PT-20-CTLFireability-06 1095175 m, 6752 m/sec, 2232021 t fired, .
57 EF FNDP 447/1356 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3038544 t fired, 4 attempts, .
58 EF FNDP 447/1356 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3052743 t fired, 4 attempts, .
59 EF STEQ 447/3154 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 165/367 5/32 SimpleLoadBal-PT-20-CTLFireability-06 1129050 m, 6775 m/sec, 2303605 t fired, .
57 EF FNDP 452/1351 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3072604 t fired, 4 attempts, .
58 EF FNDP 452/1351 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3087381 t fired, 4 attempts, .
59 EF STEQ 452/3149 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 170/367 5/32 SimpleLoadBal-PT-20-CTLFireability-06 1162706 m, 6731 m/sec, 2375210 t fired, .
57 EF FNDP 457/1346 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3106629 t fired, 4 attempts, .
58 EF FNDP 457/1346 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3122139 t fired, 4 attempts, .
59 EF STEQ 457/3144 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 175/367 5/32 SimpleLoadBal-PT-20-CTLFireability-06 1196567 m, 6772 m/sec, 2446490 t fired, .
57 EF FNDP 462/1341 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3140622 t fired, 4 attempts, .
58 EF FNDP 462/1341 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3156986 t fired, 4 attempts, .
59 EF STEQ 462/3139 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 180/367 5/32 SimpleLoadBal-PT-20-CTLFireability-06 1230562 m, 6799 m/sec, 2518743 t fired, .
57 EF FNDP 467/1336 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3174711 t fired, 4 attempts, .
58 EF FNDP 467/1336 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3191634 t fired, 4 attempts, .
59 EF STEQ 467/3134 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 471 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 185/367 5/32 SimpleLoadBal-PT-20-CTLFireability-06 1264343 m, 6756 m/sec, 2590800 t fired, .
57 EF FNDP 472/1331 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3208698 t fired, 4 attempts, .
58 EF FNDP 472/1331 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3226310 t fired, 4 attempts, .
59 EF STEQ 472/3129 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 476 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 190/367 6/32 SimpleLoadBal-PT-20-CTLFireability-06 1298371 m, 6805 m/sec, 2663046 t fired, .
57 EF FNDP 477/1326 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3242754 t fired, 4 attempts, .
58 EF FNDP 477/1326 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3261124 t fired, 4 attempts, .
59 EF STEQ 477/3124 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 481 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 195/367 6/32 SimpleLoadBal-PT-20-CTLFireability-06 1332319 m, 6789 m/sec, 2735715 t fired, .
57 EF FNDP 482/1321 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3276806 t fired, 4 attempts, .
58 EF FNDP 482/1321 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3295844 t fired, 4 attempts, .
59 EF STEQ 482/3119 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 486 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 200/367 6/32 SimpleLoadBal-PT-20-CTLFireability-06 1366122 m, 6760 m/sec, 2807646 t fired, .
57 EF FNDP 487/1316 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3310702 t fired, 4 attempts, .
58 EF FNDP 487/1316 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3330276 t fired, 4 attempts, .
59 EF STEQ 487/3114 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 205/367 6/32 SimpleLoadBal-PT-20-CTLFireability-06 1399983 m, 6772 m/sec, 2880201 t fired, .
57 EF FNDP 492/1311 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3344607 t fired, 4 attempts, .
58 EF FNDP 492/1311 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3364969 t fired, 4 attempts, .
59 EF STEQ 492/3109 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 210/367 6/32 SimpleLoadBal-PT-20-CTLFireability-06 1433887 m, 6780 m/sec, 2953044 t fired, .
57 EF FNDP 497/1306 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3378656 t fired, 4 attempts, .
58 EF FNDP 497/1306 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3399460 t fired, 4 attempts, .
59 EF STEQ 497/3104 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 215/367 6/32 SimpleLoadBal-PT-20-CTLFireability-06 1467635 m, 6749 m/sec, 3025994 t fired, .
57 EF FNDP 502/1301 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3412474 t fired, 4 attempts, .
58 EF FNDP 502/1301 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3434057 t fired, 4 attempts, .
59 EF STEQ 502/3099 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 220/367 6/32 SimpleLoadBal-PT-20-CTLFireability-06 1502940 m, 7061 m/sec, 3097495 t fired, .
57 EF FNDP 507/1296 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3446294 t fired, 4 attempts, .
58 EF FNDP 507/1296 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3468458 t fired, 4 attempts, .
59 EF STEQ 507/3094 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 225/367 6/32 SimpleLoadBal-PT-20-CTLFireability-06 1537077 m, 6827 m/sec, 3169715 t fired, .
57 EF FNDP 512/1291 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3480085 t fired, 4 attempts, .
58 EF FNDP 512/1291 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3503052 t fired, 4 attempts, .
59 EF STEQ 512/3089 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 230/367 7/32 SimpleLoadBal-PT-20-CTLFireability-06 1570882 m, 6761 m/sec, 3241726 t fired, .
57 EF FNDP 517/1286 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3513900 t fired, 4 attempts, .
58 EF FNDP 517/1286 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3537634 t fired, 4 attempts, .
59 EF STEQ 517/3084 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 235/367 7/32 SimpleLoadBal-PT-20-CTLFireability-06 1604729 m, 6769 m/sec, 3313805 t fired, .
57 EF FNDP 522/1281 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3547811 t fired, 4 attempts, .
58 EF FNDP 522/1281 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3572301 t fired, 4 attempts, .
59 EF STEQ 522/3079 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 240/367 7/32 SimpleLoadBal-PT-20-CTLFireability-06 1638564 m, 6767 m/sec, 3385975 t fired, .
57 EF FNDP 527/1276 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3581630 t fired, 4 attempts, .
58 EF FNDP 527/1276 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3606880 t fired, 4 attempts, .
59 EF STEQ 527/3074 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 245/367 7/32 SimpleLoadBal-PT-20-CTLFireability-06 1672389 m, 6765 m/sec, 3457687 t fired, .
57 EF FNDP 532/1271 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3615472 t fired, 4 attempts, .
58 EF FNDP 532/1271 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3641459 t fired, 4 attempts, .
59 EF STEQ 532/3069 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 250/367 7/32 SimpleLoadBal-PT-20-CTLFireability-06 1706001 m, 6722 m/sec, 3529855 t fired, .
57 EF FNDP 537/1266 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3649388 t fired, 4 attempts, .
58 EF FNDP 537/1266 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3675949 t fired, 4 attempts, .
59 EF STEQ 537/3064 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 255/367 7/32 SimpleLoadBal-PT-20-CTLFireability-06 1739715 m, 6742 m/sec, 3602843 t fired, .
57 EF FNDP 542/1261 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3683270 t fired, 4 attempts, .
58 EF FNDP 542/1261 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3710377 t fired, 4 attempts, .
59 EF STEQ 542/3059 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 260/367 7/32 SimpleLoadBal-PT-20-CTLFireability-06 1773405 m, 6738 m/sec, 3675652 t fired, .
57 EF FNDP 547/1256 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3717053 t fired, 4 attempts, .
58 EF FNDP 547/1256 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3744994 t fired, 4 attempts, .
59 EF STEQ 547/3054 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 265/367 8/32 SimpleLoadBal-PT-20-CTLFireability-06 1807127 m, 6744 m/sec, 3747859 t fired, .
57 EF FNDP 552/1251 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3750807 t fired, 4 attempts, .
58 EF FNDP 552/1251 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3779483 t fired, 4 attempts, .
59 EF STEQ 552/3049 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 270/367 8/32 SimpleLoadBal-PT-20-CTLFireability-06 1840867 m, 6748 m/sec, 3820212 t fired, .
57 EF FNDP 557/1246 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3784694 t fired, 4 attempts, .
58 EF FNDP 557/1246 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3814001 t fired, 4 attempts, .
59 EF STEQ 557/3044 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 275/367 8/32 SimpleLoadBal-PT-20-CTLFireability-06 1874738 m, 6774 m/sec, 3893277 t fired, .
57 EF FNDP 562/1241 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3818472 t fired, 4 attempts, .
58 EF FNDP 562/1241 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3848440 t fired, 4 attempts, .
59 EF STEQ 562/3039 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 566 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 280/367 8/32 SimpleLoadBal-PT-20-CTLFireability-06 1908635 m, 6779 m/sec, 3965865 t fired, .
57 EF FNDP 567/1236 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3852308 t fired, 4 attempts, .
58 EF FNDP 567/1236 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3882883 t fired, 4 attempts, .
59 EF STEQ 567/3034 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 571 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 285/367 8/32 SimpleLoadBal-PT-20-CTLFireability-06 1942654 m, 6803 m/sec, 4038785 t fired, .
57 EF FNDP 572/1231 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3886105 t fired, 4 attempts, .
58 EF FNDP 572/1231 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3917319 t fired, 4 attempts, .
59 EF STEQ 572/3029 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 576 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 290/367 8/32 SimpleLoadBal-PT-20-CTLFireability-06 1976545 m, 6778 m/sec, 4111523 t fired, .
57 EF FNDP 577/1226 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3919747 t fired, 4 attempts, .
58 EF FNDP 577/1226 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3951816 t fired, 4 attempts, .
59 EF STEQ 577/3024 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 581 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 295/367 8/32 SimpleLoadBal-PT-20-CTLFireability-06 2010117 m, 6714 m/sec, 4183585 t fired, .
57 EF FNDP 582/1221 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3953507 t fired, 4 attempts, .
58 EF FNDP 582/1221 0/5 SimpleLoadBal-PT-20-CTLFireability-01 3986041 t fired, 4 attempts, .
59 EF STEQ 582/3019 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 586 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 300/367 8/32 SimpleLoadBal-PT-20-CTLFireability-06 2043898 m, 6756 m/sec, 4256811 t fired, .
57 EF FNDP 587/1216 0/5 SimpleLoadBal-PT-20-CTLFireability-07 3987288 t fired, 4 attempts, .
58 EF FNDP 587/1216 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4020330 t fired, 5 attempts, .
59 EF STEQ 587/3014 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 591 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 305/367 9/32 SimpleLoadBal-PT-20-CTLFireability-06 2077589 m, 6738 m/sec, 4329617 t fired, .
57 EF FNDP 592/1211 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4021045 t fired, 5 attempts, .
58 EF FNDP 592/1211 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4054767 t fired, 5 attempts, .
59 EF STEQ 592/3009 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 596 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 310/367 9/32 SimpleLoadBal-PT-20-CTLFireability-06 2111366 m, 6755 m/sec, 4402834 t fired, .
57 EF FNDP 597/1206 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4054711 t fired, 5 attempts, .
58 EF FNDP 597/1206 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4089294 t fired, 5 attempts, .
59 EF STEQ 597/3004 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 601 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 315/367 9/32 SimpleLoadBal-PT-20-CTLFireability-06 2144981 m, 6723 m/sec, 4475294 t fired, .
57 EF FNDP 602/1201 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4088316 t fired, 5 attempts, .
58 EF FNDP 602/1201 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4123831 t fired, 5 attempts, .
59 EF STEQ 602/2999 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 606 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 320/367 9/32 SimpleLoadBal-PT-20-CTLFireability-06 2178547 m, 6713 m/sec, 4548532 t fired, .
57 EF FNDP 607/1196 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4121988 t fired, 5 attempts, .
58 EF FNDP 607/1196 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4158293 t fired, 5 attempts, .
59 EF STEQ 607/2994 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 611 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 325/367 9/32 SimpleLoadBal-PT-20-CTLFireability-06 2212161 m, 6722 m/sec, 4621408 t fired, .
57 EF FNDP 612/1191 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4155711 t fired, 5 attempts, .
58 EF FNDP 612/1191 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4192686 t fired, 5 attempts, .
59 EF STEQ 612/2989 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 616 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 330/367 9/32 SimpleLoadBal-PT-20-CTLFireability-06 2245728 m, 6713 m/sec, 4693055 t fired, .
57 EF FNDP 617/1186 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4189434 t fired, 5 attempts, .
58 EF FNDP 617/1186 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4226962 t fired, 5 attempts, .
59 EF STEQ 617/2984 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 621 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 335/367 9/32 SimpleLoadBal-PT-20-CTLFireability-06 2279583 m, 6771 m/sec, 4766602 t fired, .
57 EF FNDP 622/1181 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4223210 t fired, 5 attempts, .
58 EF FNDP 622/1181 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4261299 t fired, 5 attempts, .
59 EF STEQ 622/2979 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 626 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 340/367 10/32 SimpleLoadBal-PT-20-CTLFireability-06 2313567 m, 6796 m/sec, 4839729 t fired, .
57 EF FNDP 627/1176 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4256900 t fired, 5 attempts, .
58 EF FNDP 627/1176 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4295511 t fired, 5 attempts, .
59 EF STEQ 627/2974 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 631 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 345/367 10/32 SimpleLoadBal-PT-20-CTLFireability-06 2347190 m, 6724 m/sec, 4913363 t fired, .
57 EF FNDP 632/1171 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4290687 t fired, 5 attempts, .
58 EF FNDP 632/1171 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4329898 t fired, 5 attempts, .
59 EF STEQ 632/2969 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 636 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 350/367 10/32 SimpleLoadBal-PT-20-CTLFireability-06 2381082 m, 6778 m/sec, 4986831 t fired, .
57 EF FNDP 637/1166 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4324360 t fired, 5 attempts, .
58 EF FNDP 637/1166 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4364307 t fired, 5 attempts, .
59 EF STEQ 637/2964 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 641 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 355/367 10/32 SimpleLoadBal-PT-20-CTLFireability-06 2414842 m, 6752 m/sec, 5059545 t fired, .
57 EF FNDP 642/1161 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4357914 t fired, 5 attempts, .
58 EF FNDP 642/1161 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4398701 t fired, 5 attempts, .
59 EF STEQ 642/2959 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 646 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 360/367 10/32 SimpleLoadBal-PT-20-CTLFireability-06 2448515 m, 6734 m/sec, 5132397 t fired, .
57 EF FNDP 647/1156 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4391578 t fired, 5 attempts, .
58 EF FNDP 647/1156 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4432962 t fired, 5 attempts, .
59 EF STEQ 647/2954 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 651 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 365/367 10/32 SimpleLoadBal-PT-20-CTLFireability-06 2482201 m, 6737 m/sec, 5206711 t fired, .
57 EF FNDP 652/1151 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4425257 t fired, 5 attempts, .
58 EF FNDP 652/1151 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4467240 t fired, 5 attempts, .
59 EF STEQ 652/2949 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 656 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-06 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 2 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 3 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 657/1146 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4458807 t fired, 5 attempts, .
58 EF FNDP 657/1146 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4501493 t fired, 5 attempts, .
59 EF STEQ 657/2944 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.

Time elapsed: 661 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 8 (type EXCL) for 3 SimpleLoadBal-PT-20-CTLFireability-01
lola: time limit : 367 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-01
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 29 SimpleLoadBal-PT-20-CTLFireability-07
lola: time limit : 419 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 662/1141 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4492223 t fired, 5 attempts, .
58 EF FNDP 662/1141 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4535786 t fired, 5 attempts, .
59 EF STEQ 662/2939 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 5/419 1/32 SimpleLoadBal-PT-20-CTLFireability-07 34192 m, 6838 m/sec, 60820 t fired, .

Time elapsed: 666 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 667/1136 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4525769 t fired, 5 attempts, .
58 EF FNDP 667/1136 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4570086 t fired, 5 attempts, .
59 EF STEQ 667/2934 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 10/419 1/32 SimpleLoadBal-PT-20-CTLFireability-07 67691 m, 6699 m/sec, 128217 t fired, .

Time elapsed: 671 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 672/1131 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4556261 t fired, 5 attempts, .
58 EF FNDP 672/1131 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4601347 t fired, 5 attempts, .
59 EF STEQ 672/2929 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 15/419 1/32 SimpleLoadBal-PT-20-CTLFireability-07 98234 m, 6108 m/sec, 190739 t fired, .

Time elapsed: 676 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 677/1126 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4585140 t fired, 5 attempts, .
58 EF FNDP 677/1126 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4633925 t fired, 5 attempts, .
59 EF STEQ 677/2924 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 20/419 1/32 SimpleLoadBal-PT-20-CTLFireability-07 129986 m, 6350 m/sec, 256535 t fired, .

Time elapsed: 681 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 682/1121 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4614061 t fired, 5 attempts, .
58 EF FNDP 682/1121 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4666269 t fired, 5 attempts, .
59 EF STEQ 682/2919 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 25/419 1/32 SimpleLoadBal-PT-20-CTLFireability-07 161461 m, 6295 m/sec, 321836 t fired, .

Time elapsed: 686 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 687/1116 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4644319 t fired, 5 attempts, .
58 EF FNDP 687/1116 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4700213 t fired, 5 attempts, .
59 EF STEQ 687/2914 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 30/419 1/32 SimpleLoadBal-PT-20-CTLFireability-07 194232 m, 6554 m/sec, 389695 t fired, .

Time elapsed: 691 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 692/1111 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4677949 t fired, 5 attempts, .
58 EF FNDP 692/1111 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4734033 t fired, 5 attempts, .
59 EF STEQ 692/2909 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 35/419 1/32 SimpleLoadBal-PT-20-CTLFireability-07 226963 m, 6546 m/sec, 457549 t fired, .

Time elapsed: 696 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 697/1106 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4711495 t fired, 5 attempts, .
58 EF FNDP 697/1106 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4767799 t fired, 5 attempts, .
59 EF STEQ 697/2904 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 40/419 1/32 SimpleLoadBal-PT-20-CTLFireability-07 259559 m, 6519 m/sec, 525966 t fired, .

Time elapsed: 701 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 702/1101 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4744954 t fired, 5 attempts, .
58 EF FNDP 702/1101 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4801683 t fired, 5 attempts, .
59 EF STEQ 702/2899 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 45/419 2/32 SimpleLoadBal-PT-20-CTLFireability-07 292242 m, 6536 m/sec, 595320 t fired, .

Time elapsed: 706 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 707/1096 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4778644 t fired, 5 attempts, .
58 EF FNDP 707/1096 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4835443 t fired, 5 attempts, .
59 EF STEQ 707/2894 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 50/419 2/32 SimpleLoadBal-PT-20-CTLFireability-07 324800 m, 6511 m/sec, 664459 t fired, .

Time elapsed: 711 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 712/1091 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4812125 t fired, 5 attempts, .
58 EF FNDP 712/1091 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4869511 t fired, 5 attempts, .
59 EF STEQ 712/2889 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 55/419 2/32 SimpleLoadBal-PT-20-CTLFireability-07 357606 m, 6561 m/sec, 733828 t fired, .

Time elapsed: 716 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 717/1086 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4845646 t fired, 5 attempts, .
58 EF FNDP 717/1086 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4903708 t fired, 5 attempts, .
59 EF STEQ 717/2884 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 60/419 2/32 SimpleLoadBal-PT-20-CTLFireability-07 390469 m, 6572 m/sec, 803939 t fired, .

Time elapsed: 721 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 722/1081 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4879258 t fired, 5 attempts, .
58 EF FNDP 722/1081 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4937904 t fired, 5 attempts, .
59 EF STEQ 722/2879 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 65/419 2/32 SimpleLoadBal-PT-20-CTLFireability-07 423321 m, 6570 m/sec, 873583 t fired, .

Time elapsed: 726 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 727/1076 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4912754 t fired, 5 attempts, .
58 EF FNDP 727/1076 0/5 SimpleLoadBal-PT-20-CTLFireability-01 4972203 t fired, 5 attempts, .
59 EF STEQ 727/2874 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 70/419 2/32 SimpleLoadBal-PT-20-CTLFireability-07 456201 m, 6576 m/sec, 943504 t fired, .

Time elapsed: 731 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 732/1071 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4946329 t fired, 5 attempts, .
58 EF FNDP 732/1071 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5006402 t fired, 6 attempts, .
59 EF STEQ 732/2869 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 75/419 2/32 SimpleLoadBal-PT-20-CTLFireability-07 488876 m, 6535 m/sec, 1013192 t fired, .

Time elapsed: 736 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 737/1066 0/5 SimpleLoadBal-PT-20-CTLFireability-07 4979775 t fired, 5 attempts, .
58 EF FNDP 737/1066 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5040542 t fired, 6 attempts, .
59 EF STEQ 737/2864 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 80/419 2/32 SimpleLoadBal-PT-20-CTLFireability-07 521538 m, 6532 m/sec, 1082730 t fired, .

Time elapsed: 741 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 742/1061 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5013177 t fired, 6 attempts, .
58 EF FNDP 742/1061 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5074709 t fired, 6 attempts, .
59 EF STEQ 742/2859 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 85/419 2/32 SimpleLoadBal-PT-20-CTLFireability-07 554169 m, 6526 m/sec, 1152857 t fired, .

Time elapsed: 746 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 747/1056 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5046656 t fired, 6 attempts, .
58 EF FNDP 747/1056 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5108700 t fired, 6 attempts, .
59 EF STEQ 747/2854 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 90/419 3/32 SimpleLoadBal-PT-20-CTLFireability-07 586708 m, 6507 m/sec, 1222443 t fired, .

Time elapsed: 751 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 752/1051 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5080119 t fired, 6 attempts, .
58 EF FNDP 752/1051 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5142913 t fired, 6 attempts, .
59 EF STEQ 752/2849 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 95/419 3/32 SimpleLoadBal-PT-20-CTLFireability-07 619234 m, 6505 m/sec, 1291894 t fired, .

Time elapsed: 756 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 757/1046 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5113589 t fired, 6 attempts, .
58 EF FNDP 757/1046 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5176988 t fired, 6 attempts, .
59 EF STEQ 757/2844 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 100/419 3/32 SimpleLoadBal-PT-20-CTLFireability-07 651683 m, 6489 m/sec, 1361910 t fired, .

Time elapsed: 761 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 762/1041 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5147070 t fired, 6 attempts, .
58 EF FNDP 762/1041 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5211062 t fired, 6 attempts, .
59 EF STEQ 762/2839 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 105/419 3/32 SimpleLoadBal-PT-20-CTLFireability-07 684136 m, 6490 m/sec, 1432097 t fired, .

Time elapsed: 766 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 767/1036 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5180529 t fired, 6 attempts, .
58 EF FNDP 767/1036 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5245220 t fired, 6 attempts, .
59 EF STEQ 767/2834 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 110/419 3/32 SimpleLoadBal-PT-20-CTLFireability-07 716563 m, 6485 m/sec, 1502444 t fired, .

Time elapsed: 771 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 772/1031 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5213996 t fired, 6 attempts, .
58 EF FNDP 772/1031 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5279299 t fired, 6 attempts, .
59 EF STEQ 772/2829 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 115/419 3/32 SimpleLoadBal-PT-20-CTLFireability-07 748996 m, 6486 m/sec, 1573149 t fired, .

Time elapsed: 776 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 777/1026 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5247480 t fired, 6 attempts, .
58 EF FNDP 777/1026 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5313462 t fired, 6 attempts, .
59 EF STEQ 777/2824 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 120/419 3/32 SimpleLoadBal-PT-20-CTLFireability-07 781518 m, 6504 m/sec, 1644365 t fired, .

Time elapsed: 781 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 782/1021 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5280791 t fired, 6 attempts, .
58 EF FNDP 782/1021 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5347674 t fired, 6 attempts, .
59 EF STEQ 782/2819 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 125/419 3/32 SimpleLoadBal-PT-20-CTLFireability-07 814003 m, 6497 m/sec, 1715394 t fired, .

Time elapsed: 786 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 787/1016 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5314331 t fired, 6 attempts, .
58 EF FNDP 787/1016 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5381648 t fired, 6 attempts, .
59 EF STEQ 787/2814 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 130/419 3/32 SimpleLoadBal-PT-20-CTLFireability-07 846452 m, 6489 m/sec, 1786912 t fired, .

Time elapsed: 791 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 792/1011 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5347866 t fired, 6 attempts, .
58 EF FNDP 792/1011 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5415824 t fired, 6 attempts, .
59 EF STEQ 792/2809 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 135/419 4/32 SimpleLoadBal-PT-20-CTLFireability-07 878735 m, 6456 m/sec, 1858844 t fired, .

Time elapsed: 796 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 797/1006 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5381472 t fired, 6 attempts, .
58 EF FNDP 797/1006 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5449806 t fired, 6 attempts, .
59 EF STEQ 797/2804 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 140/419 4/32 SimpleLoadBal-PT-20-CTLFireability-07 911091 m, 6471 m/sec, 1930806 t fired, .

Time elapsed: 801 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 802/1001 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5414856 t fired, 6 attempts, .
58 EF FNDP 802/1001 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5483915 t fired, 6 attempts, .
59 EF STEQ 802/2799 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 145/419 4/32 SimpleLoadBal-PT-20-CTLFireability-07 943390 m, 6459 m/sec, 2004251 t fired, .

Time elapsed: 806 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 807/996 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5448232 t fired, 6 attempts, .
58 EF FNDP 807/996 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5517934 t fired, 6 attempts, .
59 EF STEQ 807/2794 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 150/419 4/32 SimpleLoadBal-PT-20-CTLFireability-07 975676 m, 6457 m/sec, 2077739 t fired, .

Time elapsed: 811 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 812/991 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5481691 t fired, 6 attempts, .
58 EF FNDP 812/991 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5551799 t fired, 6 attempts, .
59 EF STEQ 812/2789 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 155/419 4/32 SimpleLoadBal-PT-20-CTLFireability-07 1007870 m, 6438 m/sec, 2151441 t fired, .

Time elapsed: 816 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 817/986 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5515190 t fired, 6 attempts, .
58 EF FNDP 817/986 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5585750 t fired, 6 attempts, .
59 EF STEQ 817/2784 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 160/419 4/32 SimpleLoadBal-PT-20-CTLFireability-07 1040062 m, 6438 m/sec, 2225884 t fired, .

Time elapsed: 821 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 822/981 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5548619 t fired, 6 attempts, .
58 EF FNDP 822/981 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5619750 t fired, 6 attempts, .
59 EF STEQ 822/2779 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 165/419 4/32 SimpleLoadBal-PT-20-CTLFireability-07 1072194 m, 6426 m/sec, 2303049 t fired, .

Time elapsed: 826 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 827/976 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5582055 t fired, 6 attempts, .
58 EF FNDP 827/976 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5653790 t fired, 6 attempts, .
59 EF STEQ 827/2774 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 170/419 4/32 SimpleLoadBal-PT-20-CTLFireability-07 1104356 m, 6432 m/sec, 2380303 t fired, .

Time elapsed: 831 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 832/971 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5615323 t fired, 6 attempts, .
58 EF FNDP 832/971 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5687886 t fired, 6 attempts, .
59 EF STEQ 832/2769 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 175/419 4/32 SimpleLoadBal-PT-20-CTLFireability-07 1136496 m, 6428 m/sec, 2457428 t fired, .

Time elapsed: 836 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 837/966 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5646531 t fired, 6 attempts, .
58 EF FNDP 837/966 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5719888 t fired, 6 attempts, .
59 EF STEQ 837/2764 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 180/419 5/32 SimpleLoadBal-PT-20-CTLFireability-07 1166671 m, 6035 m/sec, 2531164 t fired, .

Time elapsed: 841 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 842/961 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5675306 t fired, 6 attempts, .
58 EF FNDP 842/961 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5752305 t fired, 6 attempts, .
59 EF STEQ 842/2759 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 185/419 5/32 SimpleLoadBal-PT-20-CTLFireability-07 1197425 m, 6150 m/sec, 2607192 t fired, .

Time elapsed: 846 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 847/956 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5704017 t fired, 6 attempts, .
58 EF FNDP 847/956 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5785944 t fired, 6 attempts, .
59 EF STEQ 847/2754 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 190/419 5/32 SimpleLoadBal-PT-20-CTLFireability-07 1229022 m, 6319 m/sec, 2685301 t fired, .

Time elapsed: 851 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 852/951 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5735039 t fired, 6 attempts, .
58 EF FNDP 852/951 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5819783 t fired, 6 attempts, .
59 EF STEQ 852/2749 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 195/419 5/32 SimpleLoadBal-PT-20-CTLFireability-07 1261003 m, 6396 m/sec, 2764909 t fired, .

Time elapsed: 856 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 857/946 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5768362 t fired, 6 attempts, .
58 EF FNDP 857/946 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5853581 t fired, 6 attempts, .
59 EF STEQ 857/2744 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 200/419 5/32 SimpleLoadBal-PT-20-CTLFireability-07 1292928 m, 6385 m/sec, 2845190 t fired, .

Time elapsed: 861 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 862/941 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5801733 t fired, 6 attempts, .
58 EF FNDP 862/941 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5887169 t fired, 6 attempts, .
59 EF STEQ 862/2739 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 205/419 5/32 SimpleLoadBal-PT-20-CTLFireability-07 1324881 m, 6390 m/sec, 2924841 t fired, .

Time elapsed: 866 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 867/936 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5835134 t fired, 6 attempts, .
58 EF FNDP 867/936 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5920813 t fired, 6 attempts, .
59 EF STEQ 867/2734 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 210/419 5/32 SimpleLoadBal-PT-20-CTLFireability-07 1356733 m, 6370 m/sec, 3005158 t fired, .

Time elapsed: 871 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 872/931 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5868422 t fired, 6 attempts, .
58 EF FNDP 872/931 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5954585 t fired, 6 attempts, .
59 EF STEQ 872/2729 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 215/419 5/32 SimpleLoadBal-PT-20-CTLFireability-07 1388764 m, 6406 m/sec, 3085512 t fired, .

Time elapsed: 876 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 877/926 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5901599 t fired, 6 attempts, .
58 EF FNDP 877/926 0/5 SimpleLoadBal-PT-20-CTLFireability-01 5987735 t fired, 6 attempts, .
59 EF STEQ 877/2724 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 220/419 5/32 SimpleLoadBal-PT-20-CTLFireability-07 1420243 m, 6295 m/sec, 3165275 t fired, .

Time elapsed: 881 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 882/921 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5934861 t fired, 6 attempts, .
58 EF FNDP 882/921 0/5 SimpleLoadBal-PT-20-CTLFireability-01 6021543 t fired, 7 attempts, .
59 EF STEQ 882/2719 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 225/419 6/32 SimpleLoadBal-PT-20-CTLFireability-07 1452400 m, 6431 m/sec, 3245257 t fired, .

Time elapsed: 886 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 887/916 0/5 SimpleLoadBal-PT-20-CTLFireability-07 5968171 t fired, 6 attempts, .
58 EF FNDP 887/916 0/5 SimpleLoadBal-PT-20-CTLFireability-01 6055520 t fired, 7 attempts, .
59 EF STEQ 887/2714 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 230/419 6/32 SimpleLoadBal-PT-20-CTLFireability-07 1484595 m, 6439 m/sec, 3326975 t fired, .

Time elapsed: 891 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 892/911 0/5 SimpleLoadBal-PT-20-CTLFireability-07 6001300 t fired, 7 attempts, .
58 EF FNDP 892/911 0/5 SimpleLoadBal-PT-20-CTLFireability-01 6089449 t fired, 7 attempts, .
59 EF STEQ 892/2709 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 235/419 6/32 SimpleLoadBal-PT-20-CTLFireability-07 1516860 m, 6453 m/sec, 3407916 t fired, .

Time elapsed: 896 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 2 0 4 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 2 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 897/906 0/5 SimpleLoadBal-PT-20-CTLFireability-07 6034574 t fired, 7 attempts, .
58 EF FNDP 897/906 0/5 SimpleLoadBal-PT-20-CTLFireability-01 6123426 t fired, 7 attempts, .
59 EF STEQ 897/2704 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 240/419 6/32 SimpleLoadBal-PT-20-CTLFireability-07 1549038 m, 6435 m/sec, 3489378 t fired, .

Time elapsed: 901 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 57 (type FNDP) for SimpleLoadBal-PT-20-CTLFireability-07 (local timeout)
lola: CANCELED task # 58 (type FNDP) for SimpleLoadBal-PT-20-CTLFireability-01 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 4 1 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 1 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 2 1 0 1 1 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 902/2699 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
63 EF EXCL 245/419 6/32 SimpleLoadBal-PT-20-CTLFireability-07 1581273 m, 6447 m/sec, 3570736 t fired, .

Time elapsed: 906 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 61 (type EQUN) for 29 SimpleLoadBal-PT-20-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 29 SimpleLoadBal-PT-20-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 58 (type FNDP) for SimpleLoadBal-PT-20-CTLFireability-01
lola: result : unknown
lola: fired transitions : 6157286
lola: tried executions : 8
lola: time used : 902.000000
lola: memory pages used : 0
lola: FINISHED task # 57 (type FNDP) for SimpleLoadBal-PT-20-CTLFireability-07
lola: result : unknown
lola: fired transitions : 6067846
lola: tried executions : 8
lola: time used : 902.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 64 (type SRCH) for SimpleLoadBal-PT-20-CTLFireability-07
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 22 SimpleLoadBal-PT-20-CTLFireability-06
lola: time limit : 2694 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/CTLFireability-61.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 5/2694 1/5 SimpleLoadBal-PT-20-CTLFireability-06 34166 m, -489607 m/sec, 62390 t fired, .
59 EF STEQ 907/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 5/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 250/419 6/32 SimpleLoadBal-PT-20-CTLFireability-07 1612199 m, 6185 m/sec, 3648387 t fired, .

Time elapsed: 911 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 10/2694 1/5 SimpleLoadBal-PT-20-CTLFireability-06 68825 m, 6931 m/sec, 128266 t fired, .
59 EF STEQ 912/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 10/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 255/367 6/32 SimpleLoadBal-PT-20-CTLFireability-07 1644270 m, 6414 m/sec, 3729518 t fired, .

Time elapsed: 916 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 15/2694 1/5 SimpleLoadBal-PT-20-CTLFireability-06 103437 m, 6922 m/sec, 194999 t fired, .
59 EF STEQ 917/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 15/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 260/367 6/32 SimpleLoadBal-PT-20-CTLFireability-07 1676391 m, 6424 m/sec, 3810523 t fired, .

Time elapsed: 921 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 20/2694 1/5 SimpleLoadBal-PT-20-CTLFireability-06 138015 m, 6915 m/sec, 261833 t fired, .
59 EF STEQ 922/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 20/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 265/367 6/32 SimpleLoadBal-PT-20-CTLFireability-07 1708623 m, 6446 m/sec, 3891811 t fired, .

Time elapsed: 926 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 25/2694 1/5 SimpleLoadBal-PT-20-CTLFireability-06 172330 m, 6863 m/sec, 327803 t fired, .
59 EF STEQ 927/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 25/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 270/367 7/32 SimpleLoadBal-PT-20-CTLFireability-07 1740848 m, 6445 m/sec, 3972366 t fired, .

Time elapsed: 931 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 30/2694 1/5 SimpleLoadBal-PT-20-CTLFireability-06 206709 m, 6875 m/sec, 395233 t fired, .
59 EF STEQ 932/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 30/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 275/367 7/32 SimpleLoadBal-PT-20-CTLFireability-07 1772985 m, 6427 m/sec, 4053361 t fired, .

Time elapsed: 936 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 35/2694 1/5 SimpleLoadBal-PT-20-CTLFireability-06 240873 m, 6832 m/sec, 462968 t fired, .
59 EF STEQ 937/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 35/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 280/367 7/32 SimpleLoadBal-PT-20-CTLFireability-07 1805237 m, 6450 m/sec, 4133657 t fired, .

Time elapsed: 941 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 40/2694 2/5 SimpleLoadBal-PT-20-CTLFireability-06 274981 m, 6821 m/sec, 531695 t fired, .
59 EF STEQ 942/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 40/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 285/367 7/32 SimpleLoadBal-PT-20-CTLFireability-07 1837418 m, 6436 m/sec, 4215389 t fired, .

Time elapsed: 946 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 45/2694 2/5 SimpleLoadBal-PT-20-CTLFireability-06 308960 m, 6795 m/sec, 600515 t fired, .
59 EF STEQ 947/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 45/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 290/367 7/32 SimpleLoadBal-PT-20-CTLFireability-07 1869702 m, 6456 m/sec, 4297618 t fired, .

Time elapsed: 951 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 50/2694 2/5 SimpleLoadBal-PT-20-CTLFireability-06 342985 m, 6805 m/sec, 669471 t fired, .
59 EF STEQ 952/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 50/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 295/367 7/32 SimpleLoadBal-PT-20-CTLFireability-07 1901922 m, 6444 m/sec, 4379517 t fired, .

Time elapsed: 956 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 55/2694 2/5 SimpleLoadBal-PT-20-CTLFireability-06 376757 m, 6754 m/sec, 738266 t fired, .
59 EF STEQ 957/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 55/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 300/367 7/32 SimpleLoadBal-PT-20-CTLFireability-07 1934162 m, 6448 m/sec, 4462591 t fired, .

Time elapsed: 961 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 60/2694 2/5 SimpleLoadBal-PT-20-CTLFireability-06 410726 m, 6793 m/sec, 806778 t fired, .
59 EF STEQ 962/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 60/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 305/367 7/32 SimpleLoadBal-PT-20-CTLFireability-07 1966461 m, 6459 m/sec, 4544195 t fired, .

Time elapsed: 966 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 65/2694 2/5 SimpleLoadBal-PT-20-CTLFireability-06 444616 m, 6778 m/sec, 876551 t fired, .
59 EF STEQ 967/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 65/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 310/367 7/32 SimpleLoadBal-PT-20-CTLFireability-07 1998713 m, 6450 m/sec, 4626069 t fired, .

Time elapsed: 971 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 70/2694 2/5 SimpleLoadBal-PT-20-CTLFireability-06 478305 m, 6737 m/sec, 946476 t fired, .
59 EF STEQ 972/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 70/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 315/367 8/32 SimpleLoadBal-PT-20-CTLFireability-07 2030921 m, 6441 m/sec, 4708098 t fired, .

Time elapsed: 976 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 75/2694 3/5 SimpleLoadBal-PT-20-CTLFireability-06 512006 m, 6740 m/sec, 1015863 t fired, .
59 EF STEQ 977/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 75/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 320/367 8/32 SimpleLoadBal-PT-20-CTLFireability-07 2063327 m, 6481 m/sec, 4789794 t fired, .

Time elapsed: 981 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 80/2694 3/5 SimpleLoadBal-PT-20-CTLFireability-06 545903 m, 6779 m/sec, 1086112 t fired, .
59 EF STEQ 982/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 80/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 325/367 8/32 SimpleLoadBal-PT-20-CTLFireability-07 2095666 m, 6467 m/sec, 4872789 t fired, .

Time elapsed: 986 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 85/2694 3/5 SimpleLoadBal-PT-20-CTLFireability-06 579665 m, 6752 m/sec, 1155674 t fired, .
59 EF STEQ 987/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 85/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 330/367 8/32 SimpleLoadBal-PT-20-CTLFireability-07 2128051 m, 6477 m/sec, 4955734 t fired, .

Time elapsed: 991 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 90/2694 3/5 SimpleLoadBal-PT-20-CTLFireability-06 613083 m, 6683 m/sec, 1224836 t fired, .
59 EF STEQ 992/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 90/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 335/367 8/32 SimpleLoadBal-PT-20-CTLFireability-07 2160426 m, 6475 m/sec, 5038837 t fired, .

Time elapsed: 996 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 95/2694 3/5 SimpleLoadBal-PT-20-CTLFireability-06 646012 m, 6585 m/sec, 1292581 t fired, .
59 EF STEQ 997/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 95/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 340/367 8/32 SimpleLoadBal-PT-20-CTLFireability-07 2191832 m, 6281 m/sec, 5117656 t fired, .

Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 100/2694 3/5 SimpleLoadBal-PT-20-CTLFireability-06 675327 m, 5863 m/sec, 1352983 t fired, .
59 EF STEQ 1002/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 100/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 345/367 8/32 SimpleLoadBal-PT-20-CTLFireability-07 2220901 m, 5813 m/sec, 5192373 t fired, .

Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 105/2694 3/5 SimpleLoadBal-PT-20-CTLFireability-06 704345 m, 5803 m/sec, 1413628 t fired, .
59 EF STEQ 1007/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 105/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 350/367 8/32 SimpleLoadBal-PT-20-CTLFireability-07 2251668 m, 6153 m/sec, 5270625 t fired, .

Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 110/2694 3/5 SimpleLoadBal-PT-20-CTLFireability-06 733402 m, 5811 m/sec, 1474917 t fired, .
59 EF STEQ 1012/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 110/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 355/367 8/32 SimpleLoadBal-PT-20-CTLFireability-07 2283593 m, 6385 m/sec, 5353893 t fired, .

Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 115/2694 3/5 SimpleLoadBal-PT-20-CTLFireability-06 765763 m, 6472 m/sec, 1542575 t fired, .
59 EF STEQ 1017/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 115/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 360/367 9/32 SimpleLoadBal-PT-20-CTLFireability-07 2314813 m, 6244 m/sec, 5434410 t fired, .

Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 120/2694 4/5 SimpleLoadBal-PT-20-CTLFireability-06 799219 m, 6691 m/sec, 1612349 t fired, .
59 EF STEQ 1022/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 120/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 365/367 9/32 SimpleLoadBal-PT-20-CTLFireability-07 2346858 m, 6409 m/sec, 5515808 t fired, .

Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 63 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 1 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 125/2694 4/5 SimpleLoadBal-PT-20-CTLFireability-06 832645 m, 6685 m/sec, 1682422 t fired, .
59 EF STEQ 1027/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 125/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 63 (type EXCL) for 29 SimpleLoadBal-PT-20-CTLFireability-07
lola: time limit : 2569 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 130/384 4/5 SimpleLoadBal-PT-20-CTLFireability-06 860417 m, 5554 m/sec, 1739215 t fired, .
59 EF STEQ 1032/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 130/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 5/2569 1/5 SimpleLoadBal-PT-20-CTLFireability-07 27666 m, -463838 m/sec, 48187 t fired, .

Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 135/384 4/5 SimpleLoadBal-PT-20-CTLFireability-06 886993 m, 5315 m/sec, 1793172 t fired, .
59 EF STEQ 1037/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 135/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 10/321 1/5 SimpleLoadBal-PT-20-CTLFireability-07 54503 m, 5367 m/sec, 101649 t fired, .

Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 140/384 4/5 SimpleLoadBal-PT-20-CTLFireability-06 912939 m, 5189 m/sec, 1848106 t fired, .
59 EF STEQ 1042/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 140/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 15/321 1/5 SimpleLoadBal-PT-20-CTLFireability-07 80065 m, 5112 m/sec, 153530 t fired, .

Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 145/384 4/5 SimpleLoadBal-PT-20-CTLFireability-06 938786 m, 5169 m/sec, 1902239 t fired, .
59 EF STEQ 1047/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 145/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 20/321 1/5 SimpleLoadBal-PT-20-CTLFireability-07 106052 m, 5197 m/sec, 206927 t fired, .

Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 150/384 4/5 SimpleLoadBal-PT-20-CTLFireability-06 964795 m, 5201 m/sec, 1957623 t fired, .
59 EF STEQ 1052/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 150/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 25/321 1/5 SimpleLoadBal-PT-20-CTLFireability-07 132049 m, 5199 m/sec, 260656 t fired, .

Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 155/384 4/5 SimpleLoadBal-PT-20-CTLFireability-06 990735 m, 5188 m/sec, 2011382 t fired, .
59 EF STEQ 1057/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 155/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 30/321 1/5 SimpleLoadBal-PT-20-CTLFireability-07 158065 m, 5203 m/sec, 314727 t fired, .

Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 160/384 4/5 SimpleLoadBal-PT-20-CTLFireability-06 1016727 m, 5198 m/sec, 2066978 t fired, .
59 EF STEQ 1062/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 160/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 35/321 1/5 SimpleLoadBal-PT-20-CTLFireability-07 184675 m, 5322 m/sec, 369908 t fired, .

Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 165/384 5/5 SimpleLoadBal-PT-20-CTLFireability-06 1043562 m, 5367 m/sec, 2124071 t fired, .
59 EF STEQ 1067/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 165/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 40/321 1/5 SimpleLoadBal-PT-20-CTLFireability-07 210234 m, 5111 m/sec, 422982 t fired, .

Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 170/384 5/5 SimpleLoadBal-PT-20-CTLFireability-06 1070590 m, 5405 m/sec, 2180585 t fired, .
59 EF STEQ 1072/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 170/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 45/321 1/5 SimpleLoadBal-PT-20-CTLFireability-07 235956 m, 5144 m/sec, 476195 t fired, .

Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 175/384 5/5 SimpleLoadBal-PT-20-CTLFireability-06 1098193 m, 5520 m/sec, 2238245 t fired, .
59 EF STEQ 1077/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 175/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 50/321 1/5 SimpleLoadBal-PT-20-CTLFireability-07 261496 m, 5108 m/sec, 530013 t fired, .

Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 180/384 5/5 SimpleLoadBal-PT-20-CTLFireability-06 1125776 m, 5516 m/sec, 2296437 t fired, .
59 EF STEQ 1082/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 180/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 55/321 2/5 SimpleLoadBal-PT-20-CTLFireability-07 288378 m, 5376 m/sec, 587063 t fired, .

Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 185/384 5/5 SimpleLoadBal-PT-20-CTLFireability-06 1153020 m, 5448 m/sec, 2354627 t fired, .
59 EF STEQ 1087/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 185/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 60/321 2/5 SimpleLoadBal-PT-20-CTLFireability-07 314405 m, 5205 m/sec, 642181 t fired, .

Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 190/384 5/5 SimpleLoadBal-PT-20-CTLFireability-06 1179105 m, 5217 m/sec, 2409651 t fired, .
59 EF STEQ 1092/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 190/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 65/321 2/5 SimpleLoadBal-PT-20-CTLFireability-07 340836 m, 5286 m/sec, 698398 t fired, .

Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 195/384 5/5 SimpleLoadBal-PT-20-CTLFireability-06 1204822 m, 5143 m/sec, 2464055 t fired, .
59 EF STEQ 1097/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 195/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 70/321 2/5 SimpleLoadBal-PT-20-CTLFireability-07 367668 m, 5366 m/sec, 755220 t fired, .

Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 200/384 5/5 SimpleLoadBal-PT-20-CTLFireability-06 1230480 m, 5131 m/sec, 2518572 t fired, .
59 EF STEQ 1102/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 200/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 75/321 2/5 SimpleLoadBal-PT-20-CTLFireability-07 393943 m, 5255 m/sec, 811251 t fired, .

Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 EXEF EXCL 205/384 5/5 SimpleLoadBal-PT-20-CTLFireability-06 1258306 m, 5565 m/sec, 2577917 t fired, .
59 EF STEQ 1107/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 205/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 80/321 2/5 SimpleLoadBal-PT-20-CTLFireability-07 420784 m, 5368 m/sec, 868331 t fired, .

Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1112/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 210/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 85/321 2/5 SimpleLoadBal-PT-20-CTLFireability-07 448809 m, 5605 m/sec, 927664 t fired, .

Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1117/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 215/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 90/367 2/5 SimpleLoadBal-PT-20-CTLFireability-07 479010 m, 6040 m/sec, 991673 t fired, .

Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1122/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 220/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 95/367 2/5 SimpleLoadBal-PT-20-CTLFireability-07 508607 m, 5919 m/sec, 1055527 t fired, .

Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1127/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 225/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 100/367 2/5 SimpleLoadBal-PT-20-CTLFireability-07 538379 m, 5954 m/sec, 1119046 t fired, .

Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1132/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 230/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 105/367 2/5 SimpleLoadBal-PT-20-CTLFireability-07 569161 m, 6156 m/sec, 1185201 t fired, .

Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1137/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 235/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 110/367 3/5 SimpleLoadBal-PT-20-CTLFireability-07 600623 m, 6292 m/sec, 1252068 t fired, .

Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1142/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 240/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 115/367 3/5 SimpleLoadBal-PT-20-CTLFireability-07 632033 m, 6282 m/sec, 1319677 t fired, .

Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1147/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 245/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 120/367 3/5 SimpleLoadBal-PT-20-CTLFireability-07 662872 m, 6167 m/sec, 1386029 t fired, .

Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1152/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 250/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 125/367 3/5 SimpleLoadBal-PT-20-CTLFireability-07 693883 m, 6202 m/sec, 1453265 t fired, .

Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1157/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 255/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 130/367 3/5 SimpleLoadBal-PT-20-CTLFireability-07 724572 m, 6137 m/sec, 1519860 t fired, .

Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1162/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 260/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 135/367 3/5 SimpleLoadBal-PT-20-CTLFireability-07 756105 m, 6306 m/sec, 1588582 t fired, .

Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1167/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 265/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 140/367 3/5 SimpleLoadBal-PT-20-CTLFireability-07 788076 m, 6394 m/sec, 1658561 t fired, .

Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1172/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 270/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 145/367 3/5 SimpleLoadBal-PT-20-CTLFireability-07 820357 m, 6456 m/sec, 1729607 t fired, .

Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1177/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 275/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 150/367 3/5 SimpleLoadBal-PT-20-CTLFireability-07 852722 m, 6473 m/sec, 1800753 t fired, .

Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1182/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 280/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 155/367 4/5 SimpleLoadBal-PT-20-CTLFireability-07 884467 m, 6349 m/sec, 1871718 t fired, .

Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1187/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 285/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 160/367 4/5 SimpleLoadBal-PT-20-CTLFireability-07 915769 m, 6260 m/sec, 1941250 t fired, .

Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1192/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 290/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 165/367 4/5 SimpleLoadBal-PT-20-CTLFireability-07 947051 m, 6256 m/sec, 2012550 t fired, .

Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1197/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 295/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 170/367 4/5 SimpleLoadBal-PT-20-CTLFireability-07 976619 m, 5913 m/sec, 2079865 t fired, .

Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1202/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 300/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 175/367 4/5 SimpleLoadBal-PT-20-CTLFireability-07 1007601 m, 6196 m/sec, 2150845 t fired, .

Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1207/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 305/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 180/367 4/5 SimpleLoadBal-PT-20-CTLFireability-07 1039382 m, 6356 m/sec, 2224473 t fired, .

Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1212/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 310/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 185/367 4/5 SimpleLoadBal-PT-20-CTLFireability-07 1071447 m, 6413 m/sec, 2301128 t fired, .

Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1217/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 315/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 190/367 4/5 SimpleLoadBal-PT-20-CTLFireability-07 1103453 m, 6401 m/sec, 2378044 t fired, .

Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1222/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 320/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 195/367 4/5 SimpleLoadBal-PT-20-CTLFireability-07 1135496 m, 6408 m/sec, 2454919 t fired, .

Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1227/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 325/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 200/367 5/5 SimpleLoadBal-PT-20-CTLFireability-07 1167596 m, 6420 m/sec, 2533352 t fired, .

Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1232/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 330/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 205/367 5/5 SimpleLoadBal-PT-20-CTLFireability-07 1199746 m, 6430 m/sec, 2613092 t fired, .

Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1237/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 335/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 210/367 5/5 SimpleLoadBal-PT-20-CTLFireability-07 1231737 m, 6398 m/sec, 2692446 t fired, .

Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1242/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 340/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 215/367 5/5 SimpleLoadBal-PT-20-CTLFireability-07 1263747 m, 6402 m/sec, 2772151 t fired, .

Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1247/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 345/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 220/367 5/5 SimpleLoadBal-PT-20-CTLFireability-07 1295609 m, 6372 m/sec, 2852065 t fired, .

Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1252/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 350/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 225/367 5/5 SimpleLoadBal-PT-20-CTLFireability-07 1327805 m, 6439 m/sec, 2931988 t fired, .

Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1257/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 355/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 230/367 5/5 SimpleLoadBal-PT-20-CTLFireability-07 1359933 m, 6425 m/sec, 3013008 t fired, .

Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1262/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 360/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 235/367 5/5 SimpleLoadBal-PT-20-CTLFireability-07 1392019 m, 6417 m/sec, 3093748 t fired, .

Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 2 0 3 0 0 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1267/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 365/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.
63 EF EXCL 240/367 5/5 SimpleLoadBal-PT-20-CTLFireability-07 1424215 m, 6439 m/sec, 3175162 t fired, .

Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 63 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 1 1 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1272/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 370/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 3 SimpleLoadBal-PT-20-CTLFireability-01
lola: time limit : 387 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1277/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 5/387 1/32 SimpleLoadBal-PT-20-CTLFireability-01 33069 m, 6613 m/sec, 50261 t fired, .
61 EF STEQ 375/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1282/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 10/387 1/32 SimpleLoadBal-PT-20-CTLFireability-01 67377 m, 6861 m/sec, 107963 t fired, .
61 EF STEQ 380/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1287/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 15/387 1/32 SimpleLoadBal-PT-20-CTLFireability-01 101007 m, 6726 m/sec, 171301 t fired, .
61 EF STEQ 385/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1292/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 20/387 1/32 SimpleLoadBal-PT-20-CTLFireability-01 134421 m, 6682 m/sec, 235930 t fired, .
61 EF STEQ 390/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1297/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 25/387 1/32 SimpleLoadBal-PT-20-CTLFireability-01 167659 m, 6647 m/sec, 301963 t fired, .
61 EF STEQ 395/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1302/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 30/387 1/32 SimpleLoadBal-PT-20-CTLFireability-01 200885 m, 6645 m/sec, 368784 t fired, .
61 EF STEQ 400/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1307/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 35/387 1/32 SimpleLoadBal-PT-20-CTLFireability-01 233985 m, 6620 m/sec, 435738 t fired, .
61 EF STEQ 405/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1312/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 40/387 1/32 SimpleLoadBal-PT-20-CTLFireability-01 267191 m, 6641 m/sec, 502451 t fired, .
61 EF STEQ 410/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1317/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 45/387 2/32 SimpleLoadBal-PT-20-CTLFireability-01 300389 m, 6639 m/sec, 569823 t fired, .
61 EF STEQ 415/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1322/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 50/387 2/32 SimpleLoadBal-PT-20-CTLFireability-01 333536 m, 6629 m/sec, 636775 t fired, .
61 EF STEQ 420/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1327/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 55/387 2/32 SimpleLoadBal-PT-20-CTLFireability-01 366579 m, 6608 m/sec, 703762 t fired, .
61 EF STEQ 425/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1332/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 60/387 2/32 SimpleLoadBal-PT-20-CTLFireability-01 399737 m, 6631 m/sec, 770637 t fired, .
61 EF STEQ 430/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1337/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 65/387 2/32 SimpleLoadBal-PT-20-CTLFireability-01 432772 m, 6607 m/sec, 837856 t fired, .
61 EF STEQ 435/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1342/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 70/387 2/32 SimpleLoadBal-PT-20-CTLFireability-01 465764 m, 6598 m/sec, 904786 t fired, .
61 EF STEQ 440/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1347/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 75/387 2/32 SimpleLoadBal-PT-20-CTLFireability-01 498770 m, 6601 m/sec, 972091 t fired, .
61 EF STEQ 445/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1352/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 80/387 2/32 SimpleLoadBal-PT-20-CTLFireability-01 531995 m, 6645 m/sec, 1038893 t fired, .
61 EF STEQ 450/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1357/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 85/387 2/32 SimpleLoadBal-PT-20-CTLFireability-01 565211 m, 6643 m/sec, 1105719 t fired, .
61 EF STEQ 455/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1362/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 90/387 3/32 SimpleLoadBal-PT-20-CTLFireability-01 598467 m, 6651 m/sec, 1172452 t fired, .
61 EF STEQ 460/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1367/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 95/387 3/32 SimpleLoadBal-PT-20-CTLFireability-01 631703 m, 6647 m/sec, 1239228 t fired, .
61 EF STEQ 465/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1372/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 100/387 3/32 SimpleLoadBal-PT-20-CTLFireability-01 665039 m, 6667 m/sec, 1306355 t fired, .
61 EF STEQ 470/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1377/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 105/387 3/32 SimpleLoadBal-PT-20-CTLFireability-01 698447 m, 6681 m/sec, 1373122 t fired, .
61 EF STEQ 475/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1382/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 110/387 3/32 SimpleLoadBal-PT-20-CTLFireability-01 731802 m, 6671 m/sec, 1439340 t fired, .
61 EF STEQ 480/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1387/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 115/387 3/32 SimpleLoadBal-PT-20-CTLFireability-01 765170 m, 6673 m/sec, 1505782 t fired, .
61 EF STEQ 485/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1392/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 120/387 3/32 SimpleLoadBal-PT-20-CTLFireability-01 798539 m, 6673 m/sec, 1572268 t fired, .
61 EF STEQ 490/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1397/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 125/387 3/32 SimpleLoadBal-PT-20-CTLFireability-01 831891 m, 6670 m/sec, 1637757 t fired, .
61 EF STEQ 495/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1402/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 130/387 4/32 SimpleLoadBal-PT-20-CTLFireability-01 865226 m, 6667 m/sec, 1703499 t fired, .
61 EF STEQ 500/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1407/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 135/387 4/32 SimpleLoadBal-PT-20-CTLFireability-01 898507 m, 6656 m/sec, 1768804 t fired, .
61 EF STEQ 505/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1412/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 140/387 4/32 SimpleLoadBal-PT-20-CTLFireability-01 931820 m, 6662 m/sec, 1834052 t fired, .
61 EF STEQ 510/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1417/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 145/387 4/32 SimpleLoadBal-PT-20-CTLFireability-01 965105 m, 6657 m/sec, 1899385 t fired, .
61 EF STEQ 515/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1422/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 150/387 4/32 SimpleLoadBal-PT-20-CTLFireability-01 998379 m, 6654 m/sec, 1964490 t fired, .
61 EF STEQ 520/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1427/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 155/387 4/32 SimpleLoadBal-PT-20-CTLFireability-01 1031740 m, 6672 m/sec, 2029222 t fired, .
61 EF STEQ 525/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1432/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 160/387 4/32 SimpleLoadBal-PT-20-CTLFireability-01 1065007 m, 6653 m/sec, 2094143 t fired, .
61 EF STEQ 530/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1437/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 165/387 4/32 SimpleLoadBal-PT-20-CTLFireability-01 1098278 m, 6654 m/sec, 2159360 t fired, .
61 EF STEQ 535/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1442/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 170/387 4/32 SimpleLoadBal-PT-20-CTLFireability-01 1131630 m, 6670 m/sec, 2223553 t fired, .
61 EF STEQ 540/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1447/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 175/387 5/32 SimpleLoadBal-PT-20-CTLFireability-01 1164993 m, 6672 m/sec, 2288438 t fired, .
61 EF STEQ 545/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1452/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 180/387 5/32 SimpleLoadBal-PT-20-CTLFireability-01 1198354 m, 6672 m/sec, 2352695 t fired, .
61 EF STEQ 550/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1457/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 185/387 5/32 SimpleLoadBal-PT-20-CTLFireability-01 1231695 m, 6668 m/sec, 2416913 t fired, .
61 EF STEQ 555/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1462/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 190/387 5/32 SimpleLoadBal-PT-20-CTLFireability-01 1265015 m, 6664 m/sec, 2481660 t fired, .
61 EF STEQ 560/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1467/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 195/387 5/32 SimpleLoadBal-PT-20-CTLFireability-01 1298334 m, 6663 m/sec, 2545797 t fired, .
61 EF STEQ 565/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1472/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 200/387 5/32 SimpleLoadBal-PT-20-CTLFireability-01 1331656 m, 6664 m/sec, 2609597 t fired, .
61 EF STEQ 570/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1477/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 205/387 5/32 SimpleLoadBal-PT-20-CTLFireability-01 1364920 m, 6652 m/sec, 2673800 t fired, .
61 EF STEQ 575/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1482/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 210/387 5/32 SimpleLoadBal-PT-20-CTLFireability-01 1398239 m, 6663 m/sec, 2737680 t fired, .
61 EF STEQ 580/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1487/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 215/387 5/32 SimpleLoadBal-PT-20-CTLFireability-01 1431506 m, 6653 m/sec, 2801576 t fired, .
61 EF STEQ 585/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1492/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 220/387 6/32 SimpleLoadBal-PT-20-CTLFireability-01 1464802 m, 6659 m/sec, 2865253 t fired, .
61 EF STEQ 590/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1497/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 225/387 6/32 SimpleLoadBal-PT-20-CTLFireability-01 1497916 m, 6622 m/sec, 2928439 t fired, .
61 EF STEQ 595/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1502/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 230/387 6/32 SimpleLoadBal-PT-20-CTLFireability-01 1531098 m, 6636 m/sec, 2992748 t fired, .
61 EF STEQ 600/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1507/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 235/387 6/32 SimpleLoadBal-PT-20-CTLFireability-01 1564404 m, 6661 m/sec, 3056658 t fired, .
61 EF STEQ 605/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1512/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 240/387 6/32 SimpleLoadBal-PT-20-CTLFireability-01 1597644 m, 6648 m/sec, 3120351 t fired, .
61 EF STEQ 610/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1517/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 245/387 6/32 SimpleLoadBal-PT-20-CTLFireability-01 1630864 m, 6644 m/sec, 3183930 t fired, .
61 EF STEQ 615/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1522/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 250/387 6/32 SimpleLoadBal-PT-20-CTLFireability-01 1664076 m, 6642 m/sec, 3247627 t fired, .
61 EF STEQ 620/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1527/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 255/387 6/32 SimpleLoadBal-PT-20-CTLFireability-01 1697315 m, 6647 m/sec, 3311619 t fired, .
61 EF STEQ 625/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1532/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 260/387 6/32 SimpleLoadBal-PT-20-CTLFireability-01 1730503 m, 6637 m/sec, 3375412 t fired, .
61 EF STEQ 630/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1537/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 265/387 7/32 SimpleLoadBal-PT-20-CTLFireability-01 1763764 m, 6652 m/sec, 3439528 t fired, .
61 EF STEQ 635/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1542/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 270/387 7/32 SimpleLoadBal-PT-20-CTLFireability-01 1797058 m, 6658 m/sec, 3503191 t fired, .
61 EF STEQ 640/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1547/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 275/387 7/32 SimpleLoadBal-PT-20-CTLFireability-01 1830307 m, 6649 m/sec, 3566132 t fired, .
61 EF STEQ 645/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1552/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 280/387 7/32 SimpleLoadBal-PT-20-CTLFireability-01 1863395 m, 6617 m/sec, 3629612 t fired, .
61 EF STEQ 650/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1557/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 285/387 7/32 SimpleLoadBal-PT-20-CTLFireability-01 1896557 m, 6632 m/sec, 3693269 t fired, .
61 EF STEQ 655/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1562/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 290/387 7/32 SimpleLoadBal-PT-20-CTLFireability-01 1929800 m, 6648 m/sec, 3756456 t fired, .
61 EF STEQ 660/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1567/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 295/387 7/32 SimpleLoadBal-PT-20-CTLFireability-01 1962848 m, 6609 m/sec, 3819550 t fired, .
61 EF STEQ 665/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1572/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 300/387 7/32 SimpleLoadBal-PT-20-CTLFireability-01 1995722 m, 6574 m/sec, 3883852 t fired, .
61 EF STEQ 670/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1577/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 305/387 8/32 SimpleLoadBal-PT-20-CTLFireability-01 2028693 m, 6594 m/sec, 3947237 t fired, .
61 EF STEQ 675/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1582/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 310/387 8/32 SimpleLoadBal-PT-20-CTLFireability-01 2061741 m, 6609 m/sec, 4010544 t fired, .
61 EF STEQ 680/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1587/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 315/387 8/32 SimpleLoadBal-PT-20-CTLFireability-01 2094716 m, 6595 m/sec, 4073804 t fired, .
61 EF STEQ 685/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1592/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 320/387 8/32 SimpleLoadBal-PT-20-CTLFireability-01 2127643 m, 6585 m/sec, 4137162 t fired, .
61 EF STEQ 690/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1597/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 325/387 8/32 SimpleLoadBal-PT-20-CTLFireability-01 2160491 m, 6569 m/sec, 4200466 t fired, .
61 EF STEQ 695/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1602/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 330/387 8/32 SimpleLoadBal-PT-20-CTLFireability-01 2193594 m, 6620 m/sec, 4263477 t fired, .
61 EF STEQ 700/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1607/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 335/387 8/32 SimpleLoadBal-PT-20-CTLFireability-01 2226485 m, 6578 m/sec, 4326768 t fired, .
61 EF STEQ 705/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1612/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 340/387 8/32 SimpleLoadBal-PT-20-CTLFireability-01 2259374 m, 6577 m/sec, 4390184 t fired, .
61 EF STEQ 710/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1617/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 345/387 8/32 SimpleLoadBal-PT-20-CTLFireability-01 2292107 m, 6546 m/sec, 4453629 t fired, .
61 EF STEQ 715/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1622/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 350/387 9/32 SimpleLoadBal-PT-20-CTLFireability-01 2324880 m, 6554 m/sec, 4516947 t fired, .
61 EF STEQ 720/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1627/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 355/387 9/32 SimpleLoadBal-PT-20-CTLFireability-01 2357442 m, 6512 m/sec, 4580378 t fired, .
61 EF STEQ 725/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1632/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 360/387 9/32 SimpleLoadBal-PT-20-CTLFireability-01 2390340 m, 6579 m/sec, 4644109 t fired, .
61 EF STEQ 730/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1637/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 365/387 9/32 SimpleLoadBal-PT-20-CTLFireability-01 2422958 m, 6523 m/sec, 4707512 t fired, .
61 EF STEQ 735/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1642/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 370/387 9/32 SimpleLoadBal-PT-20-CTLFireability-01 2455640 m, 6536 m/sec, 4770856 t fired, .
61 EF STEQ 740/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1647/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 375/387 9/32 SimpleLoadBal-PT-20-CTLFireability-01 2488198 m, 6511 m/sec, 4834280 t fired, .
61 EF STEQ 745/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1652/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 380/387 9/32 SimpleLoadBal-PT-20-CTLFireability-01 2520678 m, 6496 m/sec, 4898568 t fired, .
61 EF STEQ 750/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1657/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 385/387 9/32 SimpleLoadBal-PT-20-CTLFireability-01 2553180 m, 6500 m/sec, 4962574 t fired, .
61 EF STEQ 755/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-01 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 1 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1662/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 760/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 56 (type EXCL) for 22 SimpleLoadBal-PT-20-CTLFireability-06
lola: time limit : 386 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type EXCL) for 3 SimpleLoadBal-PT-20-CTLFireability-01
lola: time limit : 1934 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 1 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 AGEF EXCL 5/386 4/32 SimpleLoadBal-PT-20-CTLFireability-06 898769 m, 179753 m/sec, 1789078 t fired, .
59 EF STEQ 1667/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 5/1934 1/5 SimpleLoadBal-PT-20-CTLFireability-01 22428 m, -506150 m/sec, 33766 t fired, .
61 EF STEQ 765/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1671 secs. Pages in use: 38
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 1 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 AGEF EXCL 10/386 7/32 SimpleLoadBal-PT-20-CTLFireability-06 1710037 m, 162253 m/sec, 3543700 t fired, .
59 EF STEQ 1672/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 10/322 1/5 SimpleLoadBal-PT-20-CTLFireability-01 45613 m, 4637 m/sec, 70776 t fired, .
61 EF STEQ 770/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1676 secs. Pages in use: 41
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 1 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 AGEF EXCL 15/386 10/32 SimpleLoadBal-PT-20-CTLFireability-06 2490127 m, 156018 m/sec, 5216101 t fired, .
59 EF STEQ 1677/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 15/322 1/5 SimpleLoadBal-PT-20-CTLFireability-01 68954 m, 4668 m/sec, 110679 t fired, .
61 EF STEQ 775/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1681 secs. Pages in use: 44
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 1 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 AGEF EXCL 20/386 13/32 SimpleLoadBal-PT-20-CTLFireability-06 3254066 m, 152787 m/sec, 7003043 t fired, .
59 EF STEQ 1682/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 20/322 1/5 SimpleLoadBal-PT-20-CTLFireability-01 91308 m, 4470 m/sec, 152069 t fired, .
61 EF STEQ 780/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1686 secs. Pages in use: 47
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 1 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 AGEF EXCL 25/386 16/32 SimpleLoadBal-PT-20-CTLFireability-06 4006925 m, 150571 m/sec, 8694019 t fired, .
59 EF STEQ 1687/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 25/322 1/5 SimpleLoadBal-PT-20-CTLFireability-01 114215 m, 4581 m/sec, 196761 t fired, .
61 EF STEQ 785/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1691 secs. Pages in use: 51
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 1 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 AGEF EXCL 30/386 18/32 SimpleLoadBal-PT-20-CTLFireability-06 4694081 m, 137431 m/sec, 10285018 t fired, .
59 EF STEQ 1692/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 30/322 1/5 SimpleLoadBal-PT-20-CTLFireability-01 135139 m, 4184 m/sec, 237396 t fired, .
61 EF STEQ 790/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1696 secs. Pages in use: 53
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 1 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 AGEF EXCL 35/386 21/32 SimpleLoadBal-PT-20-CTLFireability-06 5466210 m, 154425 m/sec, 12035495 t fired, .
59 EF STEQ 1697/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 35/322 1/5 SimpleLoadBal-PT-20-CTLFireability-01 155981 m, 4168 m/sec, 278686 t fired, .
61 EF STEQ 795/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1701 secs. Pages in use: 56
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 1 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 AGEF EXCL 40/386 24/32 SimpleLoadBal-PT-20-CTLFireability-06 6126667 m, 132091 m/sec, 13553233 t fired, .
59 EF STEQ 1702/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 40/322 1/5 SimpleLoadBal-PT-20-CTLFireability-01 176334 m, 4070 m/sec, 319043 t fired, .
61 EF STEQ 800/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1706 secs. Pages in use: 59
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 1 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 AGEF EXCL 45/386 27/32 SimpleLoadBal-PT-20-CTLFireability-06 6843146 m, 143295 m/sec, 15283672 t fired, .
59 EF STEQ 1707/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 45/322 1/5 SimpleLoadBal-PT-20-CTLFireability-01 198383 m, 4409 m/sec, 363494 t fired, .
61 EF STEQ 805/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1711 secs. Pages in use: 62
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 1 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 AGEF EXCL 50/386 29/32 SimpleLoadBal-PT-20-CTLFireability-06 7497983 m, 130967 m/sec, 16792880 t fired, .
59 EF STEQ 1712/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 50/322 1/5 SimpleLoadBal-PT-20-CTLFireability-01 219437 m, 4210 m/sec, 406034 t fired, .
61 EF STEQ 810/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1716 secs. Pages in use: 64
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 1 0 2 0 1 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 AGEF EXCL 55/386 32/32 SimpleLoadBal-PT-20-CTLFireability-06 8247788 m, 149961 m/sec, 18309871 t fired, .
59 EF STEQ 1717/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 55/322 1/5 SimpleLoadBal-PT-20-CTLFireability-01 241546 m, 4421 m/sec, 450800 t fired, .
61 EF STEQ 815/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1721 secs. Pages in use: 67
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 56 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1722/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 60/322 1/5 SimpleLoadBal-PT-20-CTLFireability-01 267655 m, 5221 m/sec, 503380 t fired, .
61 EF STEQ 820/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1726 secs. Pages in use: 67
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1727/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 65/386 2/5 SimpleLoadBal-PT-20-CTLFireability-01 292985 m, 5066 m/sec, 554681 t fired, .
61 EF STEQ 825/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1731 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1732/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 70/386 2/5 SimpleLoadBal-PT-20-CTLFireability-01 319875 m, 5378 m/sec, 609341 t fired, .
61 EF STEQ 830/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1736 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1737/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 75/386 2/5 SimpleLoadBal-PT-20-CTLFireability-01 346056 m, 5236 m/sec, 662284 t fired, .
61 EF STEQ 835/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1741 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1742/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 80/386 2/5 SimpleLoadBal-PT-20-CTLFireability-01 372697 m, 5328 m/sec, 716289 t fired, .
61 EF STEQ 840/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1746 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1747/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 85/386 2/5 SimpleLoadBal-PT-20-CTLFireability-01 397789 m, 5018 m/sec, 766649 t fired, .
61 EF STEQ 845/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1751 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1752/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 90/386 2/5 SimpleLoadBal-PT-20-CTLFireability-01 423687 m, 5179 m/sec, 819209 t fired, .
61 EF STEQ 850/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1756 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1757/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 95/386 2/5 SimpleLoadBal-PT-20-CTLFireability-01 449182 m, 5099 m/sec, 871415 t fired, .
61 EF STEQ 855/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1761 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1762/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 100/386 2/5 SimpleLoadBal-PT-20-CTLFireability-01 475278 m, 5219 m/sec, 924193 t fired, .
61 EF STEQ 860/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1766 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1767/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 105/386 2/5 SimpleLoadBal-PT-20-CTLFireability-01 501739 m, 5292 m/sec, 978028 t fired, .
61 EF STEQ 865/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1771 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1772/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 110/386 2/5 SimpleLoadBal-PT-20-CTLFireability-01 528351 m, 5322 m/sec, 1031462 t fired, .
61 EF STEQ 870/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1776 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1777/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 115/386 2/5 SimpleLoadBal-PT-20-CTLFireability-01 555053 m, 5340 m/sec, 1084809 t fired, .
61 EF STEQ 875/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1781 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1782/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 120/386 3/5 SimpleLoadBal-PT-20-CTLFireability-01 581736 m, 5336 m/sec, 1139090 t fired, .
61 EF STEQ 880/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1786 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1787/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 125/386 3/5 SimpleLoadBal-PT-20-CTLFireability-01 608734 m, 5399 m/sec, 1192876 t fired, .
61 EF STEQ 885/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1791 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1792/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 130/386 3/5 SimpleLoadBal-PT-20-CTLFireability-01 635883 m, 5429 m/sec, 1247634 t fired, .
61 EF STEQ 890/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1796 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1797/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 135/386 3/5 SimpleLoadBal-PT-20-CTLFireability-01 663216 m, 5466 m/sec, 1302714 t fired, .
61 EF STEQ 895/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1801 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1802/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 140/386 3/5 SimpleLoadBal-PT-20-CTLFireability-01 689774 m, 5311 m/sec, 1355782 t fired, .
61 EF STEQ 900/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1806 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1807/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 145/386 3/5 SimpleLoadBal-PT-20-CTLFireability-01 717242 m, 5493 m/sec, 1410481 t fired, .
61 EF STEQ 905/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1811 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1812/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 150/386 3/5 SimpleLoadBal-PT-20-CTLFireability-01 744109 m, 5373 m/sec, 1463996 t fired, .
61 EF STEQ 910/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1816 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1817/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 155/386 3/5 SimpleLoadBal-PT-20-CTLFireability-01 770817 m, 5341 m/sec, 1516990 t fired, .
61 EF STEQ 915/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1821 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1822/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 160/386 3/5 SimpleLoadBal-PT-20-CTLFireability-01 796757 m, 5188 m/sec, 1568694 t fired, .
61 EF STEQ 920/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1826 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1827/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 165/386 3/5 SimpleLoadBal-PT-20-CTLFireability-01 823382 m, 5325 m/sec, 1621199 t fired, .
61 EF STEQ 925/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1831 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1832/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 170/386 3/5 SimpleLoadBal-PT-20-CTLFireability-01 850242 m, 5372 m/sec, 1673862 t fired, .
61 EF STEQ 930/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1836 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1837/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 175/386 4/5 SimpleLoadBal-PT-20-CTLFireability-01 877415 m, 5434 m/sec, 1727628 t fired, .
61 EF STEQ 935/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1841 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1842/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 180/386 4/5 SimpleLoadBal-PT-20-CTLFireability-01 904848 m, 5486 m/sec, 1781295 t fired, .
61 EF STEQ 940/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1846 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1847/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 185/386 4/5 SimpleLoadBal-PT-20-CTLFireability-01 931018 m, 5234 m/sec, 1832528 t fired, .
61 EF STEQ 945/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1851 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1852/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 190/386 4/5 SimpleLoadBal-PT-20-CTLFireability-01 957975 m, 5391 m/sec, 1885453 t fired, .
61 EF STEQ 950/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1856 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1857/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 195/386 4/5 SimpleLoadBal-PT-20-CTLFireability-01 984879 m, 5380 m/sec, 1938124 t fired, .
61 EF STEQ 955/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1861 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1862/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 200/386 4/5 SimpleLoadBal-PT-20-CTLFireability-01 1011452 m, 5314 m/sec, 1989976 t fired, .
61 EF STEQ 960/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1866 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1867/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 205/386 4/5 SimpleLoadBal-PT-20-CTLFireability-01 1038570 m, 5423 m/sec, 2042640 t fired, .
61 EF STEQ 965/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1871 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1872/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 210/386 4/5 SimpleLoadBal-PT-20-CTLFireability-01 1066371 m, 5560 m/sec, 2096870 t fired, .
61 EF STEQ 970/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1876 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1877/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 215/386 4/5 SimpleLoadBal-PT-20-CTLFireability-01 1092806 m, 5287 m/sec, 2148604 t fired, .
61 EF STEQ 975/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1881 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1882/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 220/386 4/5 SimpleLoadBal-PT-20-CTLFireability-01 1120677 m, 5574 m/sec, 2202531 t fired, .
61 EF STEQ 980/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1886 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1887/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 225/386 4/5 SimpleLoadBal-PT-20-CTLFireability-01 1147465 m, 5357 m/sec, 2254604 t fired, .
61 EF STEQ 985/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1891 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1892/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 230/386 5/5 SimpleLoadBal-PT-20-CTLFireability-01 1174545 m, 5416 m/sec, 2306782 t fired, .
61 EF STEQ 990/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1896 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1897/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 235/386 5/5 SimpleLoadBal-PT-20-CTLFireability-01 1199568 m, 5004 m/sec, 2355009 t fired, .
61 EF STEQ 995/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1901 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1902/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 240/386 5/5 SimpleLoadBal-PT-20-CTLFireability-01 1225869 m, 5260 m/sec, 2405603 t fired, .
61 EF STEQ 1000/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1906 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1907/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 245/386 5/5 SimpleLoadBal-PT-20-CTLFireability-01 1251514 m, 5129 m/sec, 2455310 t fired, .
61 EF STEQ 1005/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1911 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1912/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 250/386 5/5 SimpleLoadBal-PT-20-CTLFireability-01 1277312 m, 5159 m/sec, 2505558 t fired, .
61 EF STEQ 1010/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1916 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1917/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 255/386 5/5 SimpleLoadBal-PT-20-CTLFireability-01 1303240 m, 5185 m/sec, 2555186 t fired, .
61 EF STEQ 1015/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1921 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1922/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 260/386 5/5 SimpleLoadBal-PT-20-CTLFireability-01 1330416 m, 5435 m/sec, 2607191 t fired, .
61 EF STEQ 1020/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1926 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1927/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 265/386 5/5 SimpleLoadBal-PT-20-CTLFireability-01 1357692 m, 5455 m/sec, 2660035 t fired, .
61 EF STEQ 1025/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1931 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1932/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 270/386 5/5 SimpleLoadBal-PT-20-CTLFireability-01 1383770 m, 5215 m/sec, 2710043 t fired, .
61 EF STEQ 1030/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1936 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1937/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 275/386 5/5 SimpleLoadBal-PT-20-CTLFireability-01 1409614 m, 5168 m/sec, 2759607 t fired, .
61 EF STEQ 1035/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1941 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 2 0 5 0 0 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1942/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
60 EF EXCL 280/386 5/5 SimpleLoadBal-PT-20-CTLFireability-01 1435157 m, 5108 m/sec, 2808531 t fired, .
61 EF STEQ 1040/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1946 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 1947/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1045/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1951 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 11 (type EXCL) for 10 SimpleLoadBal-PT-20-CTLFireability-02
lola: time limit : 412 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/412 4/32 SimpleLoadBal-PT-20-CTLFireability-02 772990 m, 154598 m/sec, 2269117 t fired, .
59 EF STEQ 1952/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1050/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1956 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/412 7/32 SimpleLoadBal-PT-20-CTLFireability-02 1477561 m, 140914 m/sec, 4447492 t fired, .
59 EF STEQ 1957/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1055/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1961 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/412 10/32 SimpleLoadBal-PT-20-CTLFireability-02 2167559 m, 137999 m/sec, 6688745 t fired, .
59 EF STEQ 1962/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1060/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1966 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/412 12/32 SimpleLoadBal-PT-20-CTLFireability-02 2791554 m, 124799 m/sec, 8896699 t fired, .
59 EF STEQ 1967/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1065/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1971 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 25/412 15/32 SimpleLoadBal-PT-20-CTLFireability-02 3482933 m, 138275 m/sec, 11147696 t fired, .
59 EF STEQ 1972/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1070/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1976 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 30/412 18/32 SimpleLoadBal-PT-20-CTLFireability-02 4164947 m, 136402 m/sec, 13423153 t fired, .
59 EF STEQ 1977/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1075/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1981 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 35/412 21/32 SimpleLoadBal-PT-20-CTLFireability-02 4805494 m, 128109 m/sec, 15738060 t fired, .
59 EF STEQ 1982/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1080/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1986 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 40/412 23/32 SimpleLoadBal-PT-20-CTLFireability-02 5439833 m, 126867 m/sec, 18035579 t fired, .
59 EF STEQ 1987/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1085/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1991 secs. Pages in use: 67
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 45/412 26/32 SimpleLoadBal-PT-20-CTLFireability-02 6161768 m, 144387 m/sec, 20279419 t fired, .
59 EF STEQ 1992/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1090/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 1996 secs. Pages in use: 70
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 50/412 29/32 SimpleLoadBal-PT-20-CTLFireability-02 6813005 m, 130247 m/sec, 22421401 t fired, .
59 EF STEQ 1997/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1095/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2001 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 55/412 29/32 SimpleLoadBal-PT-20-CTLFireability-02 6821894 m, 1777 m/sec, 22449537 t fired, .
59 EF STEQ 2002/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1100/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2006 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
lola: FINISHED task # 11 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-02
lola: result : false
lola: markings : 6821894
lola: fired transitions : 22449537
lola: time used : 59.000000
lola: memory pages used : 29
lola: LAUNCH task # 17 (type EXCL) for 16 SimpleLoadBal-PT-20-CTLFireability-04
lola: time limit : 530 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 1/530 1/32 SimpleLoadBal-PT-20-CTLFireability-04 84902 m, 16980 m/sec, 390964 t fired, .
59 EF STEQ 2007/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1105/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2011 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 6/530 3/32 SimpleLoadBal-PT-20-CTLFireability-04 506442 m, 84308 m/sec, 2429257 t fired, .
59 EF STEQ 2012/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1110/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2016 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 11/530 4/32 SimpleLoadBal-PT-20-CTLFireability-04 949533 m, 88618 m/sec, 4583339 t fired, .
59 EF STEQ 2017/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1115/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2021 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 16/530 6/32 SimpleLoadBal-PT-20-CTLFireability-04 1370618 m, 84217 m/sec, 6648077 t fired, .
59 EF STEQ 2022/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1120/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2026 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 21/530 8/32 SimpleLoadBal-PT-20-CTLFireability-04 1764150 m, 78706 m/sec, 8672387 t fired, .
59 EF STEQ 2027/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1125/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2031 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 26/530 10/32 SimpleLoadBal-PT-20-CTLFireability-04 2165549 m, 80279 m/sec, 10720410 t fired, .
59 EF STEQ 2032/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1130/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2036 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 31/530 11/32 SimpleLoadBal-PT-20-CTLFireability-04 2562081 m, 79306 m/sec, 12821807 t fired, .
59 EF STEQ 2037/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1135/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2041 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 36/530 13/32 SimpleLoadBal-PT-20-CTLFireability-04 2969687 m, 81521 m/sec, 15036472 t fired, .
59 EF STEQ 2042/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1140/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2046 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 41/530 15/32 SimpleLoadBal-PT-20-CTLFireability-04 3383987 m, 82860 m/sec, 17160592 t fired, .
59 EF STEQ 2047/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1145/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2051 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 46/530 17/32 SimpleLoadBal-PT-20-CTLFireability-04 3814885 m, 86179 m/sec, 19295813 t fired, .
59 EF STEQ 2052/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1150/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2056 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 51/530 18/32 SimpleLoadBal-PT-20-CTLFireability-04 4242055 m, 85434 m/sec, 21463215 t fired, .
59 EF STEQ 2057/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1155/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2061 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 56/530 20/32 SimpleLoadBal-PT-20-CTLFireability-04 4657327 m, 83054 m/sec, 23558904 t fired, .
59 EF STEQ 2062/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1160/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2066 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 61/530 22/32 SimpleLoadBal-PT-20-CTLFireability-04 5067889 m, 82112 m/sec, 25718811 t fired, .
59 EF STEQ 2067/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1165/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2071 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 66/530 24/32 SimpleLoadBal-PT-20-CTLFireability-04 5498443 m, 86110 m/sec, 27938245 t fired, .
59 EF STEQ 2072/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1170/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2076 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 71/530 25/32 SimpleLoadBal-PT-20-CTLFireability-04 5905306 m, 81372 m/sec, 30036120 t fired, .
59 EF STEQ 2077/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1175/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2081 secs. Pages in use: 73
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 76/530 27/32 SimpleLoadBal-PT-20-CTLFireability-04 6310862 m, 81111 m/sec, 32118473 t fired, .
59 EF STEQ 2082/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1180/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2086 secs. Pages in use: 74
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 81/530 29/32 SimpleLoadBal-PT-20-CTLFireability-04 6702726 m, 78372 m/sec, 34128989 t fired, .
59 EF STEQ 2087/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1185/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2091 secs. Pages in use: 77
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 86/530 30/32 SimpleLoadBal-PT-20-CTLFireability-04 7089792 m, 77413 m/sec, 36222100 t fired, .
59 EF STEQ 2092/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1190/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2096 secs. Pages in use: 78
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 91/530 32/32 SimpleLoadBal-PT-20-CTLFireability-04 7491113 m, 80264 m/sec, 38271340 t fired, .
59 EF STEQ 2097/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1195/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2101 secs. Pages in use: 80
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2102/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1200/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2106 secs. Pages in use: 80
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL) for 13 SimpleLoadBal-PT-20-CTLFireability-03
lola: time limit : 747 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/747 4/32 SimpleLoadBal-PT-20-CTLFireability-03 843585 m, 168717 m/sec, 2408885 t fired, .
59 EF STEQ 2107/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1205/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2111 secs. Pages in use: 80
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/747 8/32 SimpleLoadBal-PT-20-CTLFireability-03 1689014 m, 169085 m/sec, 4930905 t fired, .
59 EF STEQ 2112/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1210/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2116 secs. Pages in use: 80
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 15/747 11/32 SimpleLoadBal-PT-20-CTLFireability-03 2446640 m, 151525 m/sec, 7352078 t fired, .
59 EF STEQ 2117/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1215/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2121 secs. Pages in use: 80
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 20/747 14/32 SimpleLoadBal-PT-20-CTLFireability-03 3200282 m, 150728 m/sec, 9862145 t fired, .
59 EF STEQ 2122/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1220/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2126 secs. Pages in use: 80
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 25/747 17/32 SimpleLoadBal-PT-20-CTLFireability-03 3947446 m, 149432 m/sec, 12079415 t fired, .
59 EF STEQ 2127/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1225/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2131 secs. Pages in use: 80
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 30/747 20/32 SimpleLoadBal-PT-20-CTLFireability-03 4681202 m, 146751 m/sec, 14319823 t fired, .
59 EF STEQ 2132/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1230/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2136 secs. Pages in use: 80
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 35/747 23/32 SimpleLoadBal-PT-20-CTLFireability-03 5420984 m, 147956 m/sec, 16667022 t fired, .
59 EF STEQ 2137/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1235/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2141 secs. Pages in use: 80
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 40/747 26/32 SimpleLoadBal-PT-20-CTLFireability-03 6136162 m, 143035 m/sec, 18940615 t fired, .
59 EF STEQ 2142/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1240/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2146 secs. Pages in use: 80
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 45/747 29/32 SimpleLoadBal-PT-20-CTLFireability-03 6862367 m, 145241 m/sec, 21277529 t fired, .
59 EF STEQ 2147/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1245/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2151 secs. Pages in use: 80
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 50/747 32/32 SimpleLoadBal-PT-20-CTLFireability-03 7556133 m, 138753 m/sec, 23492008 t fired, .
59 EF STEQ 2152/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1250/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2156 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2157/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1255/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2161 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 SimpleLoadBal-PT-20-CTLFireability-00
lola: time limit : 1439 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1439 2/32 SimpleLoadBal-PT-20-CTLFireability-00 257728 m, 51545 m/sec, 2124281 t fired, .
59 EF STEQ 2162/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1260/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2166 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1439 3/32 SimpleLoadBal-PT-20-CTLFireability-00 515935 m, 51641 m/sec, 4256799 t fired, .
59 EF STEQ 2167/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1265/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2171 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1439 4/32 SimpleLoadBal-PT-20-CTLFireability-00 779121 m, 52637 m/sec, 6425805 t fired, .
59 EF STEQ 2172/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1270/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2176 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/1439 5/32 SimpleLoadBal-PT-20-CTLFireability-00 1041468 m, 52469 m/sec, 8571150 t fired, .
59 EF STEQ 2177/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1275/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2181 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/1439 6/32 SimpleLoadBal-PT-20-CTLFireability-00 1286939 m, 49094 m/sec, 10583563 t fired, .
59 EF STEQ 2182/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1280/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2186 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/1439 7/32 SimpleLoadBal-PT-20-CTLFireability-00 1538167 m, 50245 m/sec, 12624416 t fired, .
59 EF STEQ 2187/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1285/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2191 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/1439 8/32 SimpleLoadBal-PT-20-CTLFireability-00 1797323 m, 51831 m/sec, 14726109 t fired, .
59 EF STEQ 2192/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1290/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2196 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/1439 9/32 SimpleLoadBal-PT-20-CTLFireability-00 2057878 m, 52111 m/sec, 16835662 t fired, .
59 EF STEQ 2197/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1295/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2201 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/1439 10/32 SimpleLoadBal-PT-20-CTLFireability-00 2308126 m, 50049 m/sec, 18869972 t fired, .
59 EF STEQ 2202/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1300/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2206 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/1439 11/32 SimpleLoadBal-PT-20-CTLFireability-00 2552849 m, 48944 m/sec, 20834941 t fired, .
59 EF STEQ 2207/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1305/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2211 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/1439 12/32 SimpleLoadBal-PT-20-CTLFireability-00 2797015 m, 48833 m/sec, 22847067 t fired, .
59 EF STEQ 2212/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1310/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2216 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/1439 13/32 SimpleLoadBal-PT-20-CTLFireability-00 3040301 m, 48657 m/sec, 24785449 t fired, .
59 EF STEQ 2217/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1315/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2221 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/1439 14/32 SimpleLoadBal-PT-20-CTLFireability-00 3295840 m, 51107 m/sec, 26870474 t fired, .
59 EF STEQ 2222/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1320/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2226 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/1439 15/32 SimpleLoadBal-PT-20-CTLFireability-00 3542391 m, 49310 m/sec, 28862006 t fired, .
59 EF STEQ 2227/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1325/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2231 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/1439 16/32 SimpleLoadBal-PT-20-CTLFireability-00 3795136 m, 50549 m/sec, 30937801 t fired, .
59 EF STEQ 2232/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1330/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2236 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/1439 18/32 SimpleLoadBal-PT-20-CTLFireability-00 4046230 m, 50218 m/sec, 32991954 t fired, .
59 EF STEQ 2237/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1335/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2241 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/1439 19/32 SimpleLoadBal-PT-20-CTLFireability-00 4286855 m, 48125 m/sec, 34924387 t fired, .
59 EF STEQ 2242/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1340/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2246 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/1439 20/32 SimpleLoadBal-PT-20-CTLFireability-00 4538198 m, 50268 m/sec, 37013536 t fired, .
59 EF STEQ 2247/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1345/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2251 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/1439 21/32 SimpleLoadBal-PT-20-CTLFireability-00 4774636 m, 47287 m/sec, 38994972 t fired, .
59 EF STEQ 2252/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1350/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2256 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/1439 22/32 SimpleLoadBal-PT-20-CTLFireability-00 5031736 m, 51420 m/sec, 41076104 t fired, .
59 EF STEQ 2257/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1355/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2261 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/1439 23/32 SimpleLoadBal-PT-20-CTLFireability-00 5299247 m, 53502 m/sec, 43214618 t fired, .
59 EF STEQ 2262/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1360/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2266 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/1439 24/32 SimpleLoadBal-PT-20-CTLFireability-00 5559214 m, 51993 m/sec, 45323124 t fired, .
59 EF STEQ 2267/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1365/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2271 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/1439 25/32 SimpleLoadBal-PT-20-CTLFireability-00 5826074 m, 53372 m/sec, 47495217 t fired, .
59 EF STEQ 2272/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1370/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2276 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/1439 26/32 SimpleLoadBal-PT-20-CTLFireability-00 6082498 m, 51284 m/sec, 49563510 t fired, .
59 EF STEQ 2277/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1375/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2281 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/1439 27/32 SimpleLoadBal-PT-20-CTLFireability-00 6335934 m, 50687 m/sec, 51634592 t fired, .
59 EF STEQ 2282/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1380/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2286 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 130/1439 28/32 SimpleLoadBal-PT-20-CTLFireability-00 6593874 m, 51588 m/sec, 53778117 t fired, .
59 EF STEQ 2287/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1385/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2291 secs. Pages in use: 82
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 135/1439 29/32 SimpleLoadBal-PT-20-CTLFireability-00 6849256 m, 51076 m/sec, 55859894 t fired, .
59 EF STEQ 2292/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1390/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2296 secs. Pages in use: 84
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 140/1439 30/32 SimpleLoadBal-PT-20-CTLFireability-00 7115958 m, 53340 m/sec, 58037703 t fired, .
59 EF STEQ 2297/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1395/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2301 secs. Pages in use: 85
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 145/1439 32/32 SimpleLoadBal-PT-20-CTLFireability-00 7367201 m, 50248 m/sec, 60087707 t fired, .
59 EF STEQ 2302/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1400/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2306 secs. Pages in use: 87
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for SimpleLoadBal-PT-20-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2307/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1405/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2311 secs. Pages in use: 87
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2312/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1410/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2316 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2317/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1415/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2321 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2322/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1420/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2326 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2327/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1425/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2331 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2332/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1430/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2336 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2337/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1435/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2341 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2342/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1440/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2346 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2347/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1445/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2351 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2352/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1450/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2356 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2357/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1455/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2361 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2362/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1460/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2366 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2367/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1465/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2371 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2372/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1470/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2376 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2377/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1475/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2381 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2382/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1480/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2386 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2387/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1485/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2391 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2392/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1490/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2396 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2397/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1495/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2401 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2402/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1500/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2406 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2407/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1505/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2411 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2412/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1510/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2416 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2417/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1515/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2421 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2422/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1520/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2426 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2427/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1525/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2431 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2432/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1530/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2436 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2437/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1535/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2441 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2442/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1540/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2446 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2447/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1545/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2451 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2452/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1550/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2456 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-20-CTLFireability-02: CTL false CTL model checker
SimpleLoadBal-PT-20-CTLFireability-05: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-08: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-10: CTL true CTL model checker
SimpleLoadBal-PT-20-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-20-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-01: CONJ 0 0 1 0 5 0 1 0
SimpleLoadBal-PT-20-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
SimpleLoadBal-PT-20-CTLFireability-07: EF 0 0 1 0 3 0 1 0
SimpleLoadBal-PT-20-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-20-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 EF STEQ 2457/3596 0/5 SimpleLoadBal-PT-20-CTLFireability-01 sara is running.
61 EF STEQ 1555/2694 0/5 SimpleLoadBal-PT-20-CTLFireability-07 sara is running.

Time elapsed: 2461 secs. Pages in use: 87
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed