fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r422-tajo-167905976100514
Last Updated
May 14, 2023

About the Execution of LoLA for SimpleLoadBal-PT-10

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2942.535 175190.00 172313.00 42.70 ?TTFFTTFFT?F?FFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r422-tajo-167905976100514.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
......................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is SimpleLoadBal-PT-10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r422-tajo-167905976100514
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 976K
-rw-r--r-- 1 mcc users 8.8K Feb 26 03:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 03:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 03:49 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 26 03:49 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 17:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 17:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 03:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Feb 26 03:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 03:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 66K Feb 26 03:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 17:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 535K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-00
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-01
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-02
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-03
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-04
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-05
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-06
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-07
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-08
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-09
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-10
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-11
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-12
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-13
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-14
FORMULA_NAME SimpleLoadBal-PT-10-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679227214819

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SimpleLoadBal-PT-10
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT SimpleLoadBal-PT-10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA SimpleLoadBal-PT-10-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SimpleLoadBal-PT-10-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679227390009

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 56 (type EXCL) for 15 SimpleLoadBal-PT-10-CTLFireability-05
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 56 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-05
lola: result : true
lola: markings : 24
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 32 (type EXCL) for 31 SimpleLoadBal-PT-10-CTLFireability-09
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 32 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-09
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 35 (type EXCL) for 34 SimpleLoadBal-PT-10-CTLFireability-10
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:776
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 57 (type FNDP) for 6 SimpleLoadBal-PT-10-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 6 SimpleLoadBal-PT-10-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SRCH) for 6 SimpleLoadBal-PT-10-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 61 (type SRCH) for SimpleLoadBal-PT-10-CTLFireability-02
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 57 (type FNDP) for SimpleLoadBal-PT-10-CTLFireability-02
lola: result : true
lola: fired transitions : 181
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 58 (type EQUN) for SimpleLoadBal-PT-10-CTLFireability-02 (obsolete)
lola: FINISHED task # 58 (type EQUN) for SimpleLoadBal-PT-10-CTLFireability-02
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/239 5/32 SimpleLoadBal-PT-10-CTLFireability-10 993207 m, 198641 m/sec, 3529362 t fired, .

Time elapsed: 6 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/239 9/32 SimpleLoadBal-PT-10-CTLFireability-10 2017004 m, 204759 m/sec, 7560460 t fired, .

Time elapsed: 11 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/239 12/32 SimpleLoadBal-PT-10-CTLFireability-10 2779586 m, 152516 m/sec, 10670620 t fired, .

Time elapsed: 16 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/239 15/32 SimpleLoadBal-PT-10-CTLFireability-10 3515335 m, 147149 m/sec, 13735341 t fired, .

Time elapsed: 21 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/239 18/32 SimpleLoadBal-PT-10-CTLFireability-10 4254173 m, 147767 m/sec, 16881915 t fired, .

Time elapsed: 26 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/239 21/32 SimpleLoadBal-PT-10-CTLFireability-10 4955232 m, 140211 m/sec, 19911945 t fired, .

Time elapsed: 31 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/239 24/32 SimpleLoadBal-PT-10-CTLFireability-10 5655475 m, 140048 m/sec, 22982467 t fired, .

Time elapsed: 36 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/239 27/32 SimpleLoadBal-PT-10-CTLFireability-10 6363799 m, 141664 m/sec, 26122464 t fired, .

Time elapsed: 41 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/239 30/32 SimpleLoadBal-PT-10-CTLFireability-10 7022533 m, 131746 m/sec, 29065842 t fired, .

Time elapsed: 46 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 40 SimpleLoadBal-PT-10-CTLFireability-12
lola: time limit : 253 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/253 6/32 SimpleLoadBal-PT-10-CTLFireability-12 1225009 m, 245001 m/sec, 2651046 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/253 10/32 SimpleLoadBal-PT-10-CTLFireability-12 2192949 m, 193588 m/sec, 5076807 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/253 13/32 SimpleLoadBal-PT-10-CTLFireability-12 3045960 m, 170602 m/sec, 7329389 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/253 17/32 SimpleLoadBal-PT-10-CTLFireability-12 3847800 m, 160368 m/sec, 9540103 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/253 20/32 SimpleLoadBal-PT-10-CTLFireability-12 4606948 m, 151829 m/sec, 11690226 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/253 23/32 SimpleLoadBal-PT-10-CTLFireability-12 5363815 m, 151373 m/sec, 13887992 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 35/253 26/32 SimpleLoadBal-PT-10-CTLFireability-12 6145998 m, 156436 m/sec, 16190949 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 1 1 0 2 0 0 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 40/253 30/32 SimpleLoadBal-PT-10-CTLFireability-12 7024234 m, 175647 m/sec, 18834175 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 1 0 0 2 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 40 SimpleLoadBal-PT-10-CTLFireability-12
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-12
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 SimpleLoadBal-PT-10-CTLFireability-11
lola: time limit : 292 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/292 11/32 SimpleLoadBal-PT-10-CTLFireability-11 2581474 m, 516294 m/sec, 6173657 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 1 0 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/292 21/32 SimpleLoadBal-PT-10-CTLFireability-11 5035986 m, 490902 m/sec, 12241292 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 38 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-11
lola: result : false
lola: markings : 6152215
lola: fired transitions : 15084245
lola: time used : 12.000000
lola: memory pages used : 26
lola: LAUNCH task # 26 (type EXCL) for 25 SimpleLoadBal-PT-10-CTLFireability-07
lola: time limit : 317 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-07
lola: result : false
lola: markings : 43
lola: fired transitions : 129
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 SimpleLoadBal-PT-10-CTLFireability-06
lola: time limit : 349 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-06
lola: result : true
lola: markings : 89
lola: fired transitions : 368
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 15 SimpleLoadBal-PT-10-CTLFireability-05
lola: time limit : 388 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 0 1 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 3/388 6/32 SimpleLoadBal-PT-10-CTLFireability-05 1302472 m, 260494 m/sec, 1766033 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 0 1 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 8/388 16/32 SimpleLoadBal-PT-10-CTLFireability-05 3833535 m, 506212 m/sec, 5415517 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-05: DISJ 0 0 1 0 3 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 13/388 26/32 SimpleLoadBal-PT-10-CTLFireability-05 6114084 m, 456109 m/sec, 8864031 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 20 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-05
lola: result : true
lola: markings : 6152261
lola: fired transitions : 8928662
lola: time used : 13.000000
lola: memory pages used : 26
lola: LAUNCH task # 10 (type EXCL) for 9 SimpleLoadBal-PT-10-CTLFireability-03
lola: time limit : 434 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-03
lola: result : false
lola: markings : 43
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 SimpleLoadBal-PT-10-CTLFireability-00
lola: time limit : 497 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/497 7/32 SimpleLoadBal-PT-10-CTLFireability-00 1501982 m, 300396 m/sec, 3328536 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/497 12/32 SimpleLoadBal-PT-10-CTLFireability-00 2649653 m, 229534 m/sec, 6270718 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/497 16/32 SimpleLoadBal-PT-10-CTLFireability-00 3649090 m, 199887 m/sec, 8985257 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/497 20/32 SimpleLoadBal-PT-10-CTLFireability-00 4535622 m, 177306 m/sec, 11487902 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/497 23/32 SimpleLoadBal-PT-10-CTLFireability-00 5397776 m, 172430 m/sec, 13986921 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/497 26/32 SimpleLoadBal-PT-10-CTLFireability-00 6190624 m, 158569 m/sec, 16323587 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/497 29/32 SimpleLoadBal-PT-10-CTLFireability-00 6902896 m, 142454 m/sec, 18465912 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/497 32/32 SimpleLoadBal-PT-10-CTLFireability-00 7604724 m, 140365 m/sec, 20602504 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-13: F 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 59 (type EXCL) for 47 SimpleLoadBal-PT-10-CTLFireability-13
lola: time limit : 572 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-13
lola: result : true
lola: markings : 43
lola: fired transitions : 43
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 SimpleLoadBal-PT-10-CTLFireability-04
lola: time limit : 686 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-04
lola: result : false
lola: markings : 41
lola: fired transitions : 42
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 SimpleLoadBal-PT-10-CTLFireability-14
lola: time limit : 858 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-14
lola: result : false
lola: markings : 27
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 SimpleLoadBal-PT-10-CTLFireability-08
lola: time limit : 1144 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-13: F false state space / EG
SimpleLoadBal-PT-10-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SimpleLoadBal-PT-10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SimpleLoadBal-PT-10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SimpleLoadBal-PT-10-CTLFireability-12: CONJ 0 0 0 0 3 0 1 0
SimpleLoadBal-PT-10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/1144 5/32 SimpleLoadBal-PT-10-CTLFireability-08 1107444 m, 221488 m/sec, 5531150 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 29 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-08
lola: result : false
lola: markings : 1227276
lola: fired transitions : 6337318
lola: time used : 5.000000
lola: memory pages used : 6
lola: LAUNCH task # 4 (type EXCL) for 3 SimpleLoadBal-PT-10-CTLFireability-01
lola: time limit : 1714 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-01
lola: result : true
lola: markings : 30
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 SimpleLoadBal-PT-10-CTLFireability-15
lola: time limit : 3429 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for SimpleLoadBal-PT-10-CTLFireability-15
lola: result : false
lola: markings : 854966
lola: fired transitions : 4525038
lola: time used : 4.000000
lola: memory pages used : 4
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SimpleLoadBal-PT-10-CTLFireability-00: CTL unknown AGGR
SimpleLoadBal-PT-10-CTLFireability-01: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-02: EF true findpath
SimpleLoadBal-PT-10-CTLFireability-03: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-04: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-05: DISJ true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-06: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-07: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-08: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-09: CTL true CTL model checker
SimpleLoadBal-PT-10-CTLFireability-10: CTL unknown AGGR
SimpleLoadBal-PT-10-CTLFireability-11: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-12: CONJ unknown CONJ
SimpleLoadBal-PT-10-CTLFireability-13: F false state space / EG
SimpleLoadBal-PT-10-CTLFireability-14: CTL false CTL model checker
SimpleLoadBal-PT-10-CTLFireability-15: CTL false CTL model checker


Time elapsed: 175 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SimpleLoadBal-PT-10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is SimpleLoadBal-PT-10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r422-tajo-167905976100514"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SimpleLoadBal-PT-10.tgz
mv SimpleLoadBal-PT-10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;