Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r422-tajo-167905976000442.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is SieveSingleMsgMbox-PT-d1m96, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r422-tajo-167905976000442
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 896K
-rw-r--r-- 1 mcc users 7.5K Feb 26 10:26 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 10:26 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K Feb 26 10:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K Feb 26 10:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 17:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 17:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 125K Feb 26 10:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 26 10:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 26 10:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 17:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:06 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 450K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-01
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-02
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-03
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-04
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-05
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-06
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-07
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-08
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-09
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-10
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-11
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-12
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-13
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-14
FORMULA_NAME SieveSingleMsgMbox-PT-d1m96-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679224180297

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SieveSingleMsgMbox-PT-d1m96
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT SieveSingleMsgMbox-PT-d1m96
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SieveSingleMsgMbox-PT-d1m96-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393340 kB
MemFree: 13756240 kB
After kill :
MemTotal: 16393340 kB
MemFree: 16275796 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 49 (type SKEL/FNDP) for 0 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type SKEL/EQUN) for 0 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 51 (type SKEL/SRCH) for 0 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SKEL/SRCH) for 0 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 52 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,1036 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 54 (type SKEL/FNDP) for 9 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/CTLFireability-50.sara.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 34 (type CNST) for 33 SieveSingleMsgMbox-PT-d1m96-CTLFireability-11
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 34 (type CNST) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-11
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 4 3 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 5/899 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 1521087 t fired, 213482 attempts, .
50 EF STEQ 5/1199 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.
51 EF SRCH 5/1199 1/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 1431751 m, 286350 m/sec, 1729207 t fired, .
54 EF FNDP 5/1199 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 1490895 t fired, 208792 attempts, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 4 3 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 10/895 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 3167430 t fired, 444200 attempts, .
50 EF STEQ 10/1195 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.
51 EF SRCH 10/1195 1/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 2946301 m, 302910 m/sec, 3575780 t fired, .
54 EF FNDP 10/1195 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 3061219 t fired, 428552 attempts, .

Time elapsed: 10 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 4 3 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 15/890 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 4815370 t fired, 674948 attempts, .
50 EF STEQ 15/1190 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.
51 EF SRCH 15/1190 1/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 4447869 m, 300313 m/sec, 5409276 t fired, .
54 EF FNDP 15/1190 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 4633182 t fired, 648079 attempts, .

Time elapsed: 15 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 4 3 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 20/885 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 6433655 t fired, 901762 attempts, .
50 EF STEQ 20/1185 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.
51 EF SRCH 20/1185 1/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 5961873 m, 302800 m/sec, 7257453 t fired, .
54 EF FNDP 20/1185 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 6210465 t fired, 868948 attempts, .

Time elapsed: 20 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 4 3 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 25/880 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 8166646 t fired, 1143835 attempts, .
50 EF STEQ 25/1180 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.
51 EF SRCH 25/1180 1/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 7536054 m, 314836 m/sec, 9195745 t fired, .
54 EF FNDP 25/1180 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 7874335 t fired, 1101882 attempts, .

Time elapsed: 25 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 4 3 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 30/875 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 9918793 t fired, 1389549 attempts, .
50 EF STEQ 30/1175 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.
51 EF SRCH 30/1175 1/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 9131002 m, 318989 m/sec, 11143842 t fired, .
54 EF FNDP 30/1175 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 9549161 t fired, 1336847 attempts, .

Time elapsed: 30 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16

lola: FINISHED task # 50 (type SKEL/EQUN) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: result : true
lola: CANCELED task # 49 (type FNDP) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 (obsolete)
lola: CANCELED task # 51 (type SRCH) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 (obsolete)
lola: LAUNCH task # 43 (type EXCL) for 42 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14
lola: time limit : 237 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 58 (type FNDP) for 0 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type EQUN) for 0 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 49 (type SKEL/FNDP) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: result : unknown
lola: fired transitions : 10149612
lola: tried executions : 1422070
lola: time used : 31.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/CTLFireability-59.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 4/237 3/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 549373 m, 109874 m/sec, 1845728 t fired, .
54 EF FNDP 35/1169 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 11341481 t fired, 1588637 attempts, .
58 EF FNDP 4/1189 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 687262 t fired, 95396 attempts, .
59 EF STEQ 4/892 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 35 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 9/237 7/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 1153478 m, 120821 m/sec, 3920500 t fired, .
54 EF FNDP 40/1165 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 13132615 t fired, 1839387 attempts, .
58 EF FNDP 9/1185 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 1471259 t fired, 203865 attempts, .
59 EF STEQ 9/888 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 40 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 14/237 10/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 1711327 m, 111569 m/sec, 5786563 t fired, .
54 EF FNDP 45/1160 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 14754818 t fired, 2066560 attempts, .
58 EF FNDP 14/1180 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 2192509 t fired, 303746 attempts, .
59 EF STEQ 14/883 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 45 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 19/237 12/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 2227978 m, 103330 m/sec, 7545529 t fired, .
54 EF FNDP 50/1155 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 16306807 t fired, 2284125 attempts, .
58 EF FNDP 19/1175 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 2939919 t fired, 407060 attempts, .
59 EF STEQ 19/878 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 50 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 24/237 15/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 2763260 m, 107056 m/sec, 9379619 t fired, .
54 EF FNDP 55/1150 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 17941124 t fired, 2513643 attempts, .
58 EF FNDP 24/1170 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 3711430 t fired, 513967 attempts, .
59 EF STEQ 24/873 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 55 secs. Pages in use: 15
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 29/237 18/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 3330163 m, 113380 m/sec, 11322990 t fired, .
54 EF FNDP 60/1145 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 19647846 t fired, 2752349 attempts, .
58 EF FNDP 29/1165 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 4497722 t fired, 622590 attempts, .
59 EF STEQ 29/868 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 60 secs. Pages in use: 18
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 34/237 21/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 3945009 m, 122969 m/sec, 13398232 t fired, .
54 EF FNDP 65/1140 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 21444252 t fired, 3003658 attempts, .
58 EF FNDP 34/1160 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 5287312 t fired, 731953 attempts, .
59 EF STEQ 34/863 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 65 secs. Pages in use: 21
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 39/237 25/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 4544353 m, 119868 m/sec, 15421241 t fired, .
54 EF FNDP 70/1135 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 23236467 t fired, 3254654 attempts, .
58 EF FNDP 39/1155 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 6075992 t fired, 840722 attempts, .
59 EF STEQ 39/858 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 70 secs. Pages in use: 25
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 44/237 28/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 5135611 m, 118251 m/sec, 17419257 t fired, .
54 EF FNDP 75/1130 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 25028647 t fired, 3505495 attempts, .
58 EF FNDP 44/1150 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 6865356 t fired, 950082 attempts, .
59 EF STEQ 44/853 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 75 secs. Pages in use: 28
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 49/237 31/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 5721750 m, 117227 m/sec, 19437068 t fired, .
54 EF FNDP 80/1125 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 26818547 t fired, 3755717 attempts, .
58 EF FNDP 49/1145 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 7654654 t fired, 1059299 attempts, .
59 EF STEQ 49/848 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 80 secs. Pages in use: 31
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 85/1120 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 28604417 t fired, 4006276 attempts, .
58 EF FNDP 54/1140 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 8442603 t fired, 1168395 attempts, .
59 EF STEQ 54/843 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 SieveSingleMsgMbox-PT-d1m96-CTLFireability-12
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-12
lola: result : true
lola: markings : 8
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 SieveSingleMsgMbox-PT-d1m96-CTLFireability-09
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-09
lola: result : false
lola: markings : 7
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 SieveSingleMsgMbox-PT-d1m96-CTLFireability-08
lola: time limit : 292 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/292 6/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-08 969832 m, 193966 m/sec, 1339416 t fired, .
54 EF FNDP 90/1115 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 30390547 t fired, 4256060 attempts, .
58 EF FNDP 59/1135 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 9227609 t fired, 1277036 attempts, .
59 EF STEQ 59/838 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/292 11/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-08 1985470 m, 203127 m/sec, 2740980 t fired, .
54 EF FNDP 95/1110 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 32181329 t fired, 4507073 attempts, .
58 EF FNDP 64/1130 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 10013258 t fired, 1385747 attempts, .
59 EF STEQ 64/833 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/292 16/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-08 2960711 m, 195048 m/sec, 4159963 t fired, .
54 EF FNDP 100/1105 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 33974665 t fired, 4757858 attempts, .
58 EF FNDP 69/1125 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 10799631 t fired, 1494730 attempts, .
59 EF STEQ 69/828 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/292 22/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-08 3981194 m, 204096 m/sec, 5554766 t fired, .
54 EF FNDP 105/1100 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 35767537 t fired, 5008981 attempts, .
58 EF FNDP 74/1120 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 11589219 t fired, 1603929 attempts, .
59 EF STEQ 74/823 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/292 27/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-08 4966859 m, 197133 m/sec, 6927169 t fired, .
54 EF FNDP 110/1095 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 37559310 t fired, 5259541 attempts, .
58 EF FNDP 79/1115 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 12376697 t fired, 1713083 attempts, .
59 EF STEQ 79/818 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/292 32/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-08 5944906 m, 195609 m/sec, 8278561 t fired, .
54 EF FNDP 115/1090 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 39350601 t fired, 5510878 attempts, .
58 EF FNDP 84/1110 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 13162457 t fired, 1821657 attempts, .
59 EF STEQ 84/813 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 120/1085 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 41137100 t fired, 5760761 attempts, .
58 EF FNDP 89/1105 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 13949200 t fired, 1930577 attempts, .
59 EF STEQ 89/808 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 SieveSingleMsgMbox-PT-d1m96-CTLFireability-06
lola: time limit : 316 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-06
lola: result : false
lola: markings : 8
lola: fired transitions : 51
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05
lola: time limit : 348 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/348 4/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 619043 m, 123808 m/sec, 2081354 t fired, .
54 EF FNDP 125/1080 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 42928858 t fired, 6011644 attempts, .
58 EF FNDP 94/1100 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 14736912 t fired, 2039787 attempts, .
59 EF STEQ 94/803 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/348 7/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 1254071 m, 127005 m/sec, 4248211 t fired, .
54 EF FNDP 130/1075 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 44717860 t fired, 6262752 attempts, .
58 EF FNDP 99/1095 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 15524111 t fired, 2148508 attempts, .
59 EF STEQ 99/798 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/348 11/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 1899646 m, 129115 m/sec, 6426530 t fired, .
54 EF FNDP 135/1070 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 46505818 t fired, 6512948 attempts, .
58 EF FNDP 104/1090 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 16311119 t fired, 2257360 attempts, .
59 EF STEQ 104/793 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/348 14/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 2529818 m, 126034 m/sec, 8562514 t fired, .
54 EF FNDP 140/1065 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 48273520 t fired, 6760802 attempts, .
58 EF FNDP 109/1085 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 17087076 t fired, 2365038 attempts, .
59 EF STEQ 109/788 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/348 17/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 3137758 m, 121588 m/sec, 10694931 t fired, .
54 EF FNDP 145/1060 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 50037403 t fired, 7008076 attempts, .
58 EF FNDP 114/1080 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 17858794 t fired, 2471733 attempts, .
59 EF STEQ 114/783 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/348 21/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 3783992 m, 129246 m/sec, 12855727 t fired, .
54 EF FNDP 150/1055 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 51802863 t fired, 7255306 attempts, .
58 EF FNDP 119/1075 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 18631585 t fired, 2578823 attempts, .
59 EF STEQ 119/778 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/348 24/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 4420833 m, 127368 m/sec, 15000100 t fired, .
54 EF FNDP 155/1050 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 53567442 t fired, 7502663 attempts, .
58 EF FNDP 124/1070 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 19404418 t fired, 2686105 attempts, .
59 EF STEQ 124/773 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/348 27/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 5043379 m, 124509 m/sec, 17114460 t fired, .
54 EF FNDP 160/1045 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 55332041 t fired, 7749696 attempts, .
58 EF FNDP 129/1065 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 20175844 t fired, 2793081 attempts, .
59 EF STEQ 129/768 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/348 31/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 5661648 m, 123653 m/sec, 19233948 t fired, .
54 EF FNDP 165/1040 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 57098307 t fired, 7997425 attempts, .
58 EF FNDP 134/1060 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 20947439 t fired, 2899862 attempts, .
59 EF STEQ 134/763 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 170/1035 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 58788084 t fired, 8234314 attempts, .
58 EF FNDP 139/1055 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 21720021 t fired, 3006663 attempts, .
59 EF STEQ 139/758 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 SieveSingleMsgMbox-PT-d1m96-CTLFireability-04
lola: time limit : 381 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/381 5/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-04 767737 m, 153547 m/sec, 1818648 t fired, .
54 EF FNDP 175/1030 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 60526918 t fired, 8477778 attempts, .
58 EF FNDP 144/1050 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 22493003 t fired, 3113852 attempts, .
59 EF STEQ 144/753 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/381 9/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-04 1563220 m, 159096 m/sec, 3723919 t fired, .
54 EF FNDP 180/1025 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 62296799 t fired, 8725436 attempts, .
58 EF FNDP 149/1045 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 23263634 t fired, 3220236 attempts, .
59 EF STEQ 149/748 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/381 13/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-04 2347831 m, 156922 m/sec, 5596210 t fired, .
54 EF FNDP 185/1020 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 64065032 t fired, 8972825 attempts, .
58 EF FNDP 154/1040 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 24036111 t fired, 3327337 attempts, .
59 EF STEQ 154/743 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/381 17/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-04 3101500 m, 150733 m/sec, 7470628 t fired, .
54 EF FNDP 190/1015 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 65834390 t fired, 9221109 attempts, .
58 EF FNDP 159/1035 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 24807116 t fired, 3434081 attempts, .
59 EF STEQ 159/738 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/381 21/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-04 3906528 m, 161005 m/sec, 9357097 t fired, .
54 EF FNDP 195/1010 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 67608531 t fired, 9469782 attempts, .
58 EF FNDP 164/1030 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 25579994 t fired, 3541260 attempts, .
59 EF STEQ 164/733 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/381 25/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-04 4684228 m, 155540 m/sec, 11218887 t fired, .
54 EF FNDP 200/1005 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 69382505 t fired, 9718448 attempts, .
58 EF FNDP 169/1025 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 26352286 t fired, 3648368 attempts, .
59 EF STEQ 169/728 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/381 29/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-04 5457667 m, 154687 m/sec, 13064900 t fired, .
54 EF FNDP 205/1000 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 71153237 t fired, 9966165 attempts, .
58 EF FNDP 174/1020 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 27123862 t fired, 3755307 attempts, .
59 EF STEQ 174/723 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 210/995 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 72921437 t fired, 10213752 attempts, .
58 EF FNDP 179/1015 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 27896189 t fired, 3861985 attempts, .
59 EF STEQ 179/718 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 SieveSingleMsgMbox-PT-d1m96-CTLFireability-02
lola: time limit : 423 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-02
lola: result : true
lola: markings : 8
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type EXCL) for 9 SieveSingleMsgMbox-PT-d1m96-CTLFireability-03
lola: time limit : 484 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-03
lola: result : true
lola: markings : 92
lola: fired transitions : 91
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 54 (type FNDP) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-03 (obsolete)
lola: LAUNCH task # 60 (type EXCL) for 0 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: time limit : 565 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 61 (type SRCH) for 0 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 54 (type SKEL/FNDP) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-03
lola: result : unknown
lola: fired transitions : 72925283
lola: tried executions : 10214291
lola: time used : 210.000000
lola: memory pages used : 0
lola: FINISHED task # 61 (type SRCH) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-00
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 3 0 4 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 184/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 28760314 t fired, 3981571 attempts, .
59 EF STEQ 184/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.
60 EF EXCL 5/565 5/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 907748 m, 181549 m/sec, 1100659 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 3 0 4 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 189/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 29624249 t fired, 4101043 attempts, .
59 EF STEQ 189/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.
60 EF EXCL 10/565 9/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 1859586 m, 190367 m/sec, 2274012 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 3 0 4 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 194/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 30486963 t fired, 4220046 attempts, .
59 EF STEQ 194/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.
60 EF EXCL 15/565 13/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 2808796 m, 189842 m/sec, 3441186 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 3 0 4 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 199/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 31351031 t fired, 4339680 attempts, .
59 EF STEQ 199/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.
60 EF EXCL 20/565 17/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 3697173 m, 177675 m/sec, 4539737 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 3 0 4 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 204/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 32213958 t fired, 4459350 attempts, .
59 EF STEQ 204/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.
60 EF EXCL 25/565 21/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 4642920 m, 189149 m/sec, 5706964 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 3 0 4 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 209/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 33077971 t fired, 4579074 attempts, .
59 EF STEQ 209/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.
60 EF EXCL 30/565 25/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 5582875 m, 187991 m/sec, 6873651 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 3 0 4 0 0 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 214/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 33941799 t fired, 4698361 attempts, .
59 EF STEQ 214/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.
60 EF EXCL 35/565 29/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 6525570 m, 188539 m/sec, 8036681 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 60 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 219/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 34806132 t fired, 4817853 attempts, .
59 EF STEQ 219/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 SieveSingleMsgMbox-PT-d1m96-CTLFireability-13
lola: time limit : 670 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-13
lola: result : false
lola: markings : 76
lola: fired transitions : 88
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 SieveSingleMsgMbox-PT-d1m96-CTLFireability-07
lola: time limit : 837 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-07
lola: result : true
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15
lola: time limit : 1116 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/1116 4/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 567687 m, 113537 m/sec, 2023202 t fired, .
58 EF FNDP 224/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 35670464 t fired, 4937288 attempts, .
59 EF STEQ 224/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/1116 7/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 1136442 m, 113751 m/sec, 4099055 t fired, .
58 EF FNDP 229/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 36518575 t fired, 5054570 attempts, .
59 EF STEQ 229/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/1116 9/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 1676165 m, 107944 m/sec, 5998873 t fired, .
58 EF FNDP 234/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 37318516 t fired, 5165407 attempts, .
59 EF STEQ 234/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/1116 12/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 2195248 m, 103816 m/sec, 7858521 t fired, .
58 EF FNDP 239/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 38135623 t fired, 5278372 attempts, .
59 EF STEQ 239/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/1116 15/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 2695549 m, 100060 m/sec, 9667059 t fired, .
58 EF FNDP 244/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 38998306 t fired, 5398201 attempts, .
59 EF STEQ 244/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 31/1116 17/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 3190244 m, 98939 m/sec, 11502844 t fired, .
58 EF FNDP 250/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 39780249 t fired, 5506450 attempts, .
59 EF STEQ 250/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 36/1116 20/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 3715262 m, 105003 m/sec, 13370011 t fired, .
58 EF FNDP 255/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 40576094 t fired, 5616447 attempts, .
59 EF STEQ 255/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 41/1116 23/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 4243468 m, 105641 m/sec, 15241366 t fired, .
58 EF FNDP 260/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 41436103 t fired, 5735168 attempts, .
59 EF STEQ 260/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 46/1116 26/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 4789088 m, 109124 m/sec, 17198982 t fired, .
58 EF FNDP 265/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 42298530 t fired, 5854444 attempts, .
59 EF STEQ 265/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 51/1116 29/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 5377455 m, 117673 m/sec, 19286775 t fired, .
58 EF FNDP 270/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 43162666 t fired, 5973872 attempts, .
59 EF STEQ 270/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 56/1116 32/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 5957617 m, 116032 m/sec, 21357569 t fired, .
58 EF FNDP 275/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 44027453 t fired, 6093632 attempts, .
59 EF STEQ 275/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 280/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 44892441 t fired, 6213617 attempts, .
59 EF STEQ 280/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 SieveSingleMsgMbox-PT-d1m96-CTLFireability-10
lola: time limit : 1644 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-10
lola: result : true
lola: markings : 8
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 SieveSingleMsgMbox-PT-d1m96-CTLFireability-01
lola: time limit : 3289 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3289 6/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-01 955294 m, 191058 m/sec, 1318549 t fired, .
58 EF FNDP 285/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 45757404 t fired, 6333494 attempts, .
59 EF STEQ 285/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/3289 11/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-01 1960356 m, 201012 m/sec, 2708122 t fired, .
58 EF FNDP 290/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 46621708 t fired, 6453116 attempts, .
59 EF STEQ 290/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/3289 16/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-01 2917736 m, 191476 m/sec, 4101340 t fired, .
58 EF FNDP 295/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 47486356 t fired, 6572952 attempts, .
59 EF STEQ 295/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/3289 21/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-01 3918461 m, 200145 m/sec, 5468897 t fired, .
58 EF FNDP 300/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 48350276 t fired, 6692321 attempts, .
59 EF STEQ 300/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/3289 27/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-01 4896666 m, 195641 m/sec, 6822259 t fired, .
58 EF FNDP 305/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 49214651 t fired, 6812185 attempts, .
59 EF STEQ 305/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/3289 32/32 SieveSingleMsgMbox-PT-d1m96-CTLFireability-01 5857152 m, 192097 m/sec, 8166383 t fired, .
58 EF FNDP 310/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 50078757 t fired, 6931685 attempts, .
59 EF STEQ 310/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for SieveSingleMsgMbox-PT-d1m96-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 315/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 50943923 t fired, 7051853 attempts, .
59 EF STEQ 315/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 320/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 51809317 t fired, 7171914 attempts, .
59 EF STEQ 320/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 325/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 52673957 t fired, 7291601 attempts, .
59 EF STEQ 325/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 330/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 53539033 t fired, 7411489 attempts, .
59 EF STEQ 330/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 335/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 54404341 t fired, 7531473 attempts, .
59 EF STEQ 335/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 340/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 55269834 t fired, 7651559 attempts, .
59 EF STEQ 340/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 345/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 56135268 t fired, 7771237 attempts, .
59 EF STEQ 345/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 350/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 57000821 t fired, 7890653 attempts, .
59 EF STEQ 350/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 355/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 57866408 t fired, 8010349 attempts, .
59 EF STEQ 355/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 360/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 58732232 t fired, 8129949 attempts, .
59 EF STEQ 360/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 365/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 59597980 t fired, 8250098 attempts, .
59 EF STEQ 365/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 370/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 60462785 t fired, 8369830 attempts, .
59 EF STEQ 370/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 375/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 61327954 t fired, 8489620 attempts, .
59 EF STEQ 375/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 380/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 62193887 t fired, 8609834 attempts, .
59 EF STEQ 380/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 385/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 63059766 t fired, 8729948 attempts, .
59 EF STEQ 385/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 390/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 63925227 t fired, 8849636 attempts, .
59 EF STEQ 390/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 395/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 64790450 t fired, 8969396 attempts, .
59 EF STEQ 395/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 400/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 65655451 t fired, 9089056 attempts, .
59 EF STEQ 400/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 405/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 66521162 t fired, 9209227 attempts, .
59 EF STEQ 405/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 410/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 67386477 t fired, 9329037 attempts, .
59 EF STEQ 410/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 415/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 68251543 t fired, 9448903 attempts, .
59 EF STEQ 415/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 420/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 69117354 t fired, 9568572 attempts, .
59 EF STEQ 420/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 425/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 69983457 t fired, 9688488 attempts, .
59 EF STEQ 425/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 430/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 70849458 t fired, 9808252 attempts, .
59 EF STEQ 430/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 435/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 71715178 t fired, 9928357 attempts, .
59 EF STEQ 435/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 440/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 72581379 t fired, 10048321 attempts, .
59 EF STEQ 440/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 471 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 445/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 73447156 t fired, 10168055 attempts, .
59 EF STEQ 445/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 476 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 450/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 74313040 t fired, 10287904 attempts, .
59 EF STEQ 450/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 481 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 455/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 75178650 t fired, 10407617 attempts, .
59 EF STEQ 455/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 486 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 460/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 76044808 t fired, 10527741 attempts, .
59 EF STEQ 460/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 465/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 76911455 t fired, 10647909 attempts, .
59 EF STEQ 465/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 470/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 77777659 t fired, 10767714 attempts, .
59 EF STEQ 470/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 475/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 78644684 t fired, 10887973 attempts, .
59 EF STEQ 475/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 480/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 79510516 t fired, 11007595 attempts, .
59 EF STEQ 480/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 485/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 80376557 t fired, 11127479 attempts, .
59 EF STEQ 485/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 490/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 81242220 t fired, 11247219 attempts, .
59 EF STEQ 490/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 495/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 82107796 t fired, 11366974 attempts, .
59 EF STEQ 495/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 500/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 82973201 t fired, 11487217 attempts, .
59 EF STEQ 500/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 505/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 83838995 t fired, 11607211 attempts, .
59 EF STEQ 505/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 510/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 84703424 t fired, 11726720 attempts, .
59 EF STEQ 510/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 515/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 85568941 t fired, 11846480 attempts, .
59 EF STEQ 515/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 520/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 86434231 t fired, 11966218 attempts, .
59 EF STEQ 520/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 525/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 87299827 t fired, 12085923 attempts, .
59 EF STEQ 525/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 530/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 88165205 t fired, 12205587 attempts, .
59 EF STEQ 530/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 535/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 89030612 t fired, 12325265 attempts, .
59 EF STEQ 535/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 566 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 540/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 89896457 t fired, 12445028 attempts, .
59 EF STEQ 540/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 571 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 545/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 90762090 t fired, 12564818 attempts, .
59 EF STEQ 545/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 576 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 550/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 91614175 t fired, 12682952 attempts, .
59 EF STEQ 550/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 581 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 555/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 92422102 t fired, 12795219 attempts, .
59 EF STEQ 555/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 586 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 560/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 93236296 t fired, 12908060 attempts, .
59 EF STEQ 560/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 591 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 565/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 94101826 t fired, 13028296 attempts, .
59 EF STEQ 565/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 596 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 570/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 94888726 t fired, 13137181 attempts, .
59 EF STEQ 570/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 601 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 575/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 95696584 t fired, 13248948 attempts, .
59 EF STEQ 575/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 606 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 580/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 96556708 t fired, 13367779 attempts, .
59 EF STEQ 580/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 611 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 585/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 97415665 t fired, 13487007 attempts, .
59 EF STEQ 585/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 616 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 590/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 98196243 t fired, 13594886 attempts, .
59 EF STEQ 590/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 621 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 595/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 98990291 t fired, 13705143 attempts, .
59 EF STEQ 595/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 626 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 600/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 99848533 t fired, 13823723 attempts, .
59 EF STEQ 600/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 631 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 605/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 100642820 t fired, 13933718 attempts, .
59 EF STEQ 605/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 636 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 610/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 101461154 t fired, 14046956 attempts, .
59 EF STEQ 610/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 641 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 615/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 102305800 t fired, 14164023 attempts, .
59 EF STEQ 615/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 646 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 620/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 103105834 t fired, 14274741 attempts, .
59 EF STEQ 620/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 651 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 625/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 103898211 t fired, 14384090 attempts, .
59 EF STEQ 625/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 656 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 630/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 104693774 t fired, 14494192 attempts, .
59 EF STEQ 630/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 661 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 635/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 105535294 t fired, 14610625 attempts, .
59 EF STEQ 635/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 666 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 640/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 106307038 t fired, 14717470 attempts, .
59 EF STEQ 640/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 671 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 645/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 107111358 t fired, 14829171 attempts, .
59 EF STEQ 645/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 676 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 650/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 107968068 t fired, 14947618 attempts, .
59 EF STEQ 650/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 681 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 655/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 108783932 t fired, 15060499 attempts, .
59 EF STEQ 655/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 686 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 660/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 109584906 t fired, 15171592 attempts, .
59 EF STEQ 660/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 691 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 665/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 110397696 t fired, 15284271 attempts, .
59 EF STEQ 665/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 696 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 670/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 111200768 t fired, 15395452 attempts, .
59 EF STEQ 670/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 701 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 675/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 112038716 t fired, 15511371 attempts, .
59 EF STEQ 675/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 706 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 680/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 112866653 t fired, 15625915 attempts, .
59 EF STEQ 680/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 711 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 685/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 113709536 t fired, 15742850 attempts, .
59 EF STEQ 685/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 716 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 690/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 114471730 t fired, 15848322 attempts, .
59 EF STEQ 690/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 721 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 695/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 115229328 t fired, 15953270 attempts, .
59 EF STEQ 695/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 726 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 700/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 116044689 t fired, 16066081 attempts, .
59 EF STEQ 700/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 731 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 705/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 116887456 t fired, 16182711 attempts, .
59 EF STEQ 705/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 736 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 710/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 117752060 t fired, 16302167 attempts, .
59 EF STEQ 710/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 741 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 715/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 118617308 t fired, 16421896 attempts, .
59 EF STEQ 715/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 746 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 720/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 119481224 t fired, 16541496 attempts, .
59 EF STEQ 720/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 751 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 725/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 120346351 t fired, 16661377 attempts, .
59 EF STEQ 725/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 756 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 730/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 121211054 t fired, 16781280 attempts, .
59 EF STEQ 730/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 761 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 735/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 122075979 t fired, 16900903 attempts, .
59 EF STEQ 735/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 766 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 740/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 122940467 t fired, 17020191 attempts, .
59 EF STEQ 740/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 771 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 745/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 123732666 t fired, 17129938 attempts, .
59 EF STEQ 745/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 776 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 750/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 124553253 t fired, 17243632 attempts, .
59 EF STEQ 750/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 781 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 755/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 125399893 t fired, 17361168 attempts, .
59 EF STEQ 755/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 786 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 760/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 126264019 t fired, 17480841 attempts, .
59 EF STEQ 760/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 791 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 765/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 127127960 t fired, 17600436 attempts, .
59 EF STEQ 765/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 796 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 770/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 127992694 t fired, 17720258 attempts, .
59 EF STEQ 770/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 801 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 775/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 128857895 t fired, 17840226 attempts, .
59 EF STEQ 775/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 806 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 780/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 129678416 t fired, 17953889 attempts, .
59 EF STEQ 780/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 811 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 785/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 130483163 t fired, 18065292 attempts, .
59 EF STEQ 785/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 816 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 790/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 131265567 t fired, 18173554 attempts, .
59 EF STEQ 790/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 821 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 795/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 132129143 t fired, 18292809 attempts, .
59 EF STEQ 795/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 826 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 800/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 132974132 t fired, 18409890 attempts, .
59 EF STEQ 800/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 831 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 805/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 133773648 t fired, 18520465 attempts, .
59 EF STEQ 805/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 836 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 810/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 134638173 t fired, 18640262 attempts, .
59 EF STEQ 810/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 841 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 815/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 135501968 t fired, 18759662 attempts, .
59 EF STEQ 815/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 846 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 820/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 136366177 t fired, 18879344 attempts, .
59 EF STEQ 820/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 851 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 825/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 137229147 t fired, 18998357 attempts, .
59 EF STEQ 825/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 856 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 830/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 138092915 t fired, 19118289 attempts, .
59 EF STEQ 830/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 861 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 835/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 138956875 t fired, 19237752 attempts, .
59 EF STEQ 835/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 866 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 840/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 139821027 t fired, 19357549 attempts, .
59 EF STEQ 840/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 871 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 845/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 140684909 t fired, 19477094 attempts, .
59 EF STEQ 845/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 876 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 850/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 141549150 t fired, 19596979 attempts, .
59 EF STEQ 850/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 881 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 855/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 142412925 t fired, 19716560 attempts, .
59 EF STEQ 855/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 886 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 860/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 143276837 t fired, 19836160 attempts, .
59 EF STEQ 860/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 891 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 865/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 144140560 t fired, 19955645 attempts, .
59 EF STEQ 865/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 896 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 870/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 145004440 t fired, 20075080 attempts, .
59 EF STEQ 870/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 901 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 875/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 145868307 t fired, 20194472 attempts, .
59 EF STEQ 875/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 906 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 880/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 146732067 t fired, 20314153 attempts, .
59 EF STEQ 880/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 911 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 885/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 147596197 t fired, 20433953 attempts, .
59 EF STEQ 885/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 916 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 890/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 148369186 t fired, 20541016 attempts, .
59 EF STEQ 890/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 921 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 895/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 149146307 t fired, 20648699 attempts, .
59 EF STEQ 895/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 926 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 900/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 150008741 t fired, 20768018 attempts, .
59 EF STEQ 900/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 931 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 905/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 150811276 t fired, 20879549 attempts, .
59 EF STEQ 905/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 936 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 910/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 151614055 t fired, 20990948 attempts, .
59 EF STEQ 910/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 941 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 915/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 152403537 t fired, 21100249 attempts, .
59 EF STEQ 915/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 946 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 920/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 153268918 t fired, 21219992 attempts, .
59 EF STEQ 920/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 951 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 925/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 154134132 t fired, 21339659 attempts, .
59 EF STEQ 925/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 956 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 930/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 154999590 t fired, 21459751 attempts, .
59 EF STEQ 930/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 961 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 935/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 155864976 t fired, 21579715 attempts, .
59 EF STEQ 935/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 966 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 940/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 156730739 t fired, 21699718 attempts, .
59 EF STEQ 940/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 971 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 945/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 157595556 t fired, 21819623 attempts, .
59 EF STEQ 945/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 976 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 950/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 158460716 t fired, 21939386 attempts, .
59 EF STEQ 950/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 981 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 955/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 159325729 t fired, 22059094 attempts, .
59 EF STEQ 955/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 986 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 960/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 160191103 t fired, 22178898 attempts, .
59 EF STEQ 960/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 991 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 965/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 161056151 t fired, 22298580 attempts, .
59 EF STEQ 965/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 996 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 970/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 161922032 t fired, 22418625 attempts, .
59 EF STEQ 970/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 975/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 162786805 t fired, 22538009 attempts, .
59 EF STEQ 975/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 980/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 163652189 t fired, 22657750 attempts, .
59 EF STEQ 980/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 985/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 164517105 t fired, 22777340 attempts, .
59 EF STEQ 985/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 990/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 165326966 t fired, 22889479 attempts, .
59 EF STEQ 990/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 995/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 166139924 t fired, 23002092 attempts, .
59 EF STEQ 995/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1000/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 167005585 t fired, 23122154 attempts, .
59 EF STEQ 1000/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1005/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 167871577 t fired, 23242089 attempts, .
59 EF STEQ 1005/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1010/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 168737150 t fired, 23361974 attempts, .
59 EF STEQ 1010/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1015/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 169603004 t fired, 23481928 attempts, .
59 EF STEQ 1015/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1020/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 170468517 t fired, 23601721 attempts, .
59 EF STEQ 1020/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1025/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 171333688 t fired, 23721330 attempts, .
59 EF STEQ 1025/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1030/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 172198435 t fired, 23841250 attempts, .
59 EF STEQ 1030/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1035/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 172981810 t fired, 23949493 attempts, .
59 EF STEQ 1035/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1040/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 173738313 t fired, 24054360 attempts, .
59 EF STEQ 1040/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1045/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 174524828 t fired, 24163507 attempts, .
59 EF STEQ 1045/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1050/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 175301359 t fired, 24270920 attempts, .
59 EF STEQ 1050/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1055/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 176045547 t fired, 24374100 attempts, .
59 EF STEQ 1055/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1060/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 176789717 t fired, 24477314 attempts, .
59 EF STEQ 1060/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1065/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 177573732 t fired, 24585712 attempts, .
59 EF STEQ 1065/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1070/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 178341549 t fired, 24692596 attempts, .
59 EF STEQ 1070/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1075/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 179104831 t fired, 24798185 attempts, .
59 EF STEQ 1075/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1080/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 179891676 t fired, 24907032 attempts, .
59 EF STEQ 1080/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1085/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 180708933 t fired, 25020304 attempts, .
59 EF STEQ 1085/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1090/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 181573955 t fired, 25139770 attempts, .
59 EF STEQ 1090/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1095/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 182439403 t fired, 25259515 attempts, .
59 EF STEQ 1095/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1100/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 183304777 t fired, 25379262 attempts, .
59 EF STEQ 1100/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1105/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 184170385 t fired, 25498920 attempts, .
59 EF STEQ 1105/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1110/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 185035910 t fired, 25618596 attempts, .
59 EF STEQ 1110/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1115/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 185901316 t fired, 25738848 attempts, .
59 EF STEQ 1115/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1120/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 186766979 t fired, 25858808 attempts, .
59 EF STEQ 1120/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1125/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 187632500 t fired, 25978576 attempts, .
59 EF STEQ 1125/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1130/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 188414630 t fired, 26086852 attempts, .
59 EF STEQ 1130/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1135/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 189159206 t fired, 26189778 attempts, .
59 EF STEQ 1135/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1140/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 189903969 t fired, 26292991 attempts, .
59 EF STEQ 1140/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1145/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 190659350 t fired, 26397553 attempts, .
59 EF STEQ 1145/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1150/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 191423160 t fired, 26503369 attempts, .
59 EF STEQ 1150/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1155/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 192188472 t fired, 26609186 attempts, .
59 EF STEQ 1155/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1160/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 192960181 t fired, 26716027 attempts, .
59 EF STEQ 1160/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1165/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 193672467 t fired, 26814480 attempts, .
59 EF STEQ 1165/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1170/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 194431451 t fired, 26919602 attempts, .
59 EF STEQ 1170/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1175/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 195203760 t fired, 27026093 attempts, .
59 EF STEQ 1175/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1180/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 195967368 t fired, 27131577 attempts, .
59 EF STEQ 1180/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1185/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 196722610 t fired, 27236296 attempts, .
59 EF STEQ 1185/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1190/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 197467398 t fired, 27339223 attempts, .
59 EF STEQ 1190/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1195/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 198216070 t fired, 27443072 attempts, .
59 EF STEQ 1195/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1200/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 198988872 t fired, 27550031 attempts, .
59 EF STEQ 1200/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1205/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 199805304 t fired, 27663162 attempts, .
59 EF STEQ 1205/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1210/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 200616109 t fired, 27775404 attempts, .
59 EF STEQ 1210/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1215/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 201359713 t fired, 27878336 attempts, .
59 EF STEQ 1215/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1220/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 202103762 t fired, 27981392 attempts, .
59 EF STEQ 1220/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1225/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 202888588 t fired, 28089869 attempts, .
59 EF STEQ 1225/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1230/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 203703139 t fired, 28202851 attempts, .
59 EF STEQ 1230/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1235/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 204447088 t fired, 28305830 attempts, .
59 EF STEQ 1235/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1240/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 205208434 t fired, 28411419 attempts, .
59 EF STEQ 1240/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1245/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 205986033 t fired, 28519145 attempts, .
59 EF STEQ 1245/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1250/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 206817184 t fired, 28634114 attempts, .
59 EF STEQ 1250/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1255/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 207565816 t fired, 28737580 attempts, .
59 EF STEQ 1255/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1260/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 208310144 t fired, 28840707 attempts, .
59 EF STEQ 1260/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1265/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 209092217 t fired, 28948724 attempts, .
59 EF STEQ 1265/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1270/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 209912544 t fired, 29062238 attempts, .
59 EF STEQ 1270/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1275/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 210776070 t fired, 29181694 attempts, .
59 EF STEQ 1275/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1280/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 211639532 t fired, 29301361 attempts, .
59 EF STEQ 1280/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1285/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 212504358 t fired, 29421385 attempts, .
59 EF STEQ 1285/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1290/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 213369769 t fired, 29540835 attempts, .
59 EF STEQ 1290/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1295/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 214235652 t fired, 29660793 attempts, .
59 EF STEQ 1295/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1300/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 215101538 t fired, 29780841 attempts, .
59 EF STEQ 1300/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1305/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 215966711 t fired, 29900502 attempts, .
59 EF STEQ 1305/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1310/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 216830680 t fired, 30019947 attempts, .
59 EF STEQ 1310/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1315/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 217694534 t fired, 30139472 attempts, .
59 EF STEQ 1315/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1320/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 218559023 t fired, 30259097 attempts, .
59 EF STEQ 1320/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1325/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 219424041 t fired, 30378909 attempts, .
59 EF STEQ 1325/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1330/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 220288604 t fired, 30498446 attempts, .
59 EF STEQ 1330/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1335/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 221153133 t fired, 30618250 attempts, .
59 EF STEQ 1335/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1340/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 222018163 t fired, 30738123 attempts, .
59 EF STEQ 1340/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1345/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 222883127 t fired, 30857683 attempts, .
59 EF STEQ 1345/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1350/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 223748068 t fired, 30977401 attempts, .
59 EF STEQ 1350/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1355/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 224613138 t fired, 31097361 attempts, .
59 EF STEQ 1355/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1360/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 225477902 t fired, 31216860 attempts, .
59 EF STEQ 1360/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1365/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 226341252 t fired, 31336326 attempts, .
59 EF STEQ 1365/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1370/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 227116362 t fired, 31443712 attempts, .
59 EF STEQ 1370/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1375/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 227860112 t fired, 31546625 attempts, .
59 EF STEQ 1375/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1380/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 228604457 t fired, 31649566 attempts, .
59 EF STEQ 1380/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1385/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 229404488 t fired, 31760442 attempts, .
59 EF STEQ 1385/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1390/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 230148345 t fired, 31863442 attempts, .
59 EF STEQ 1390/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1395/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 230891983 t fired, 31966676 attempts, .
59 EF STEQ 1395/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1400/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 231635944 t fired, 32069692 attempts, .
59 EF STEQ 1400/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1405/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 232416455 t fired, 32177763 attempts, .
59 EF STEQ 1405/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1410/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 233160298 t fired, 32280586 attempts, .
59 EF STEQ 1410/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1415/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 233904693 t fired, 32383603 attempts, .
59 EF STEQ 1415/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1420/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 234668343 t fired, 32489390 attempts, .
59 EF STEQ 1420/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1425/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 235532562 t fired, 32608930 attempts, .
59 EF STEQ 1425/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1430/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 236397319 t fired, 32728801 attempts, .
59 EF STEQ 1430/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1435/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 237262110 t fired, 32848637 attempts, .
59 EF STEQ 1435/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1440/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 238126582 t fired, 32968633 attempts, .
59 EF STEQ 1440/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1445/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 238991281 t fired, 33088516 attempts, .
59 EF STEQ 1445/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1450/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 239856243 t fired, 33207952 attempts, .
59 EF STEQ 1450/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1455/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 240721023 t fired, 33327447 attempts, .
59 EF STEQ 1455/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1460/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 241585970 t fired, 33446932 attempts, .
59 EF STEQ 1460/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1465/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 242451067 t fired, 33567133 attempts, .
59 EF STEQ 1465/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1470/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 243316080 t fired, 33686788 attempts, .
59 EF STEQ 1470/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1475/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 244180817 t fired, 33806232 attempts, .
59 EF STEQ 1475/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1480/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 245045093 t fired, 33925948 attempts, .
59 EF STEQ 1480/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1485/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 245909842 t fired, 34045945 attempts, .
59 EF STEQ 1485/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1490/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 246773535 t fired, 34165407 attempts, .
59 EF STEQ 1490/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1495/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 247637152 t fired, 34285227 attempts, .
59 EF STEQ 1495/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1500/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 248500877 t fired, 34404651 attempts, .
59 EF STEQ 1500/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1505/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 249363409 t fired, 34523877 attempts, .
59 EF STEQ 1505/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1510/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 250198100 t fired, 34639370 attempts, .
59 EF STEQ 1510/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1515/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 250969504 t fired, 34746238 attempts, .
59 EF STEQ 1515/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1520/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 251751505 t fired, 34854510 attempts, .
59 EF STEQ 1520/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1525/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 252529333 t fired, 34962595 attempts, .
59 EF STEQ 1525/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1530/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 253307786 t fired, 35070465 attempts, .
59 EF STEQ 1530/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1535/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 254090204 t fired, 35178758 attempts, .
59 EF STEQ 1535/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1540/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 254844385 t fired, 35283277 attempts, .
59 EF STEQ 1540/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1545/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 255625636 t fired, 35391573 attempts, .
59 EF STEQ 1545/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1550/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 256405611 t fired, 35499543 attempts, .
59 EF STEQ 1550/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1555/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 257210874 t fired, 35611232 attempts, .
59 EF STEQ 1555/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1560/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 257972403 t fired, 35716564 attempts, .
59 EF STEQ 1560/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1565/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 258770840 t fired, 35827140 attempts, .
59 EF STEQ 1565/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1570/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 259602753 t fired, 35942453 attempts, .
59 EF STEQ 1570/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1575/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 260454881 t fired, 36060491 attempts, .
59 EF STEQ 1575/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1580/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 261321022 t fired, 36180233 attempts, .
59 EF STEQ 1580/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1585/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 262185486 t fired, 36300154 attempts, .
59 EF STEQ 1585/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1590/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 263049421 t fired, 36419815 attempts, .
59 EF STEQ 1590/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1595/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 263914024 t fired, 36539492 attempts, .
59 EF STEQ 1595/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1600/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 264777601 t fired, 36659038 attempts, .
59 EF STEQ 1600/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1605/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 265641050 t fired, 36778628 attempts, .
59 EF STEQ 1605/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1610/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 266505014 t fired, 36898414 attempts, .
59 EF STEQ 1610/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1615/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 267318235 t fired, 37011252 attempts, .
59 EF STEQ 1615/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1620/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 268182513 t fired, 37131021 attempts, .
59 EF STEQ 1620/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1625/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 269047493 t fired, 37250916 attempts, .
59 EF STEQ 1625/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1630/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 269912361 t fired, 37370617 attempts, .
59 EF STEQ 1630/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1635/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 270776805 t fired, 37490391 attempts, .
59 EF STEQ 1635/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1640/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 271641762 t fired, 37610498 attempts, .
59 EF STEQ 1640/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1645/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 272505972 t fired, 37729985 attempts, .
59 EF STEQ 1645/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1650/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 273370673 t fired, 37849917 attempts, .
59 EF STEQ 1650/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1655/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 274235309 t fired, 37969635 attempts, .
59 EF STEQ 1655/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1660/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 275100012 t fired, 38089197 attempts, .
59 EF STEQ 1660/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1665/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 275964635 t fired, 38209033 attempts, .
59 EF STEQ 1665/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1670/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 276829950 t fired, 38329143 attempts, .
59 EF STEQ 1670/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1675/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 277694127 t fired, 38448881 attempts, .
59 EF STEQ 1675/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1680/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 278557716 t fired, 38568039 attempts, .
59 EF STEQ 1680/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1685/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 279422300 t fired, 38687461 attempts, .
59 EF STEQ 1685/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1690/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 280286948 t fired, 38807322 attempts, .
59 EF STEQ 1690/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1695/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 281151497 t fired, 38926999 attempts, .
59 EF STEQ 1695/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1700/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 282016171 t fired, 39046871 attempts, .
59 EF STEQ 1700/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1705/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 282880615 t fired, 39166851 attempts, .
59 EF STEQ 1705/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1710/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 283745030 t fired, 39286799 attempts, .
59 EF STEQ 1710/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1715/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 284609724 t fired, 39406666 attempts, .
59 EF STEQ 1715/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1720/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 285473885 t fired, 39526049 attempts, .
59 EF STEQ 1720/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1725/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 286338285 t fired, 39646190 attempts, .
59 EF STEQ 1725/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1730/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 287202806 t fired, 39765981 attempts, .
59 EF STEQ 1730/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1735/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 287967387 t fired, 39871825 attempts, .
59 EF STEQ 1735/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1740/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 288734382 t fired, 39977823 attempts, .
59 EF STEQ 1740/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1745/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 289479773 t fired, 40080950 attempts, .
59 EF STEQ 1745/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1750/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 290268245 t fired, 40190174 attempts, .
59 EF STEQ 1750/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1755/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 291011662 t fired, 40292942 attempts, .
59 EF STEQ 1755/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1760/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 291755170 t fired, 40395767 attempts, .
59 EF STEQ 1760/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1765/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 292545207 t fired, 40504760 attempts, .
59 EF STEQ 1765/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1770/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 293343274 t fired, 40615166 attempts, .
59 EF STEQ 1770/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1775/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 294086438 t fired, 40717763 attempts, .
59 EF STEQ 1775/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1780/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 294898423 t fired, 40830329 attempts, .
59 EF STEQ 1780/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1785/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 295702392 t fired, 40941670 attempts, .
59 EF STEQ 1785/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1790/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 296552689 t fired, 41059216 attempts, .
59 EF STEQ 1790/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1795/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 297350468 t fired, 41169927 attempts, .
59 EF STEQ 1795/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1800/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 298182916 t fired, 41285117 attempts, .
59 EF STEQ 1800/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1805/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 299044214 t fired, 41404350 attempts, .
59 EF STEQ 1805/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1810/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 299908591 t fired, 41523934 attempts, .
59 EF STEQ 1810/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1815/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 300773324 t fired, 41643496 attempts, .
59 EF STEQ 1815/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1820/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 301637637 t fired, 41763059 attempts, .
59 EF STEQ 1820/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1825/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 302501857 t fired, 41883020 attempts, .
59 EF STEQ 1825/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1830/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 303365979 t fired, 42002627 attempts, .
59 EF STEQ 1830/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1835/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 304230492 t fired, 42122503 attempts, .
59 EF STEQ 1835/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1840/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 305095517 t fired, 42242076 attempts, .
59 EF STEQ 1840/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1845/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 305960930 t fired, 42361896 attempts, .
59 EF STEQ 1845/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1850/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 306826297 t fired, 42481590 attempts, .
59 EF STEQ 1850/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1855/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 307691032 t fired, 42601548 attempts, .
59 EF STEQ 1855/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1860/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 308555645 t fired, 42721355 attempts, .
59 EF STEQ 1860/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1865/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 309420495 t fired, 42841206 attempts, .
59 EF STEQ 1865/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1870/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 310285538 t fired, 42961302 attempts, .
59 EF STEQ 1870/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1875/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 311150257 t fired, 43081295 attempts, .
59 EF STEQ 1875/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1880/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 312014861 t fired, 43200825 attempts, .
59 EF STEQ 1880/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1885/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 312879429 t fired, 43320810 attempts, .
59 EF STEQ 1885/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1890/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 313744334 t fired, 43440275 attempts, .
59 EF STEQ 1890/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1895/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 314607577 t fired, 43560042 attempts, .
59 EF STEQ 1895/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1900/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 315469957 t fired, 43679279 attempts, .
59 EF STEQ 1900/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1905/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 316330888 t fired, 43798447 attempts, .
59 EF STEQ 1905/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1910/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 317193444 t fired, 43917789 attempts, .
59 EF STEQ 1910/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1915/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 318056426 t fired, 44037396 attempts, .
59 EF STEQ 1915/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1920/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 318919327 t fired, 44156957 attempts, .
59 EF STEQ 1920/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1925/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 319781603 t fired, 44276445 attempts, .
59 EF STEQ 1925/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1930/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 320644002 t fired, 44395943 attempts, .
59 EF STEQ 1930/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1935/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 321506098 t fired, 44515020 attempts, .
59 EF STEQ 1935/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1940/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 322368012 t fired, 44633970 attempts, .
59 EF STEQ 1940/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1945/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 323230472 t fired, 44753260 attempts, .
59 EF STEQ 1945/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1950/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 324093458 t fired, 44872770 attempts, .
59 EF STEQ 1950/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1955/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 324955101 t fired, 44991578 attempts, .
59 EF STEQ 1955/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1960/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 325817366 t fired, 45110814 attempts, .
59 EF STEQ 1960/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1965/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 326679295 t fired, 45230349 attempts, .
59 EF STEQ 1965/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1970/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 327541427 t fired, 45349497 attempts, .
59 EF STEQ 1970/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1975/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 328403284 t fired, 45468295 attempts, .
59 EF STEQ 1975/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1980/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 329265740 t fired, 45587562 attempts, .
59 EF STEQ 1980/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1985/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 330128702 t fired, 45707059 attempts, .
59 EF STEQ 1985/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1990/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 330991496 t fired, 45826460 attempts, .
59 EF STEQ 1990/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 1995/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 331854192 t fired, 45946046 attempts, .
59 EF STEQ 1995/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2000/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 332717153 t fired, 46065792 attempts, .
59 EF STEQ 2000/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2005/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 333579614 t fired, 46185248 attempts, .
59 EF STEQ 2005/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2010/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 334441808 t fired, 46304430 attempts, .
59 EF STEQ 2010/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2015/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 335304515 t fired, 46423599 attempts, .
59 EF STEQ 2015/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2020/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 336163056 t fired, 46542213 attempts, .
59 EF STEQ 2020/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2025/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 337022118 t fired, 46661276 attempts, .
59 EF STEQ 2025/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2030/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 337883945 t fired, 46780535 attempts, .
59 EF STEQ 2030/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2035/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 338746451 t fired, 46900318 attempts, .
59 EF STEQ 2035/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2040/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 339608746 t fired, 47019337 attempts, .
59 EF STEQ 2040/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2045/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 340471527 t fired, 47138643 attempts, .
59 EF STEQ 2045/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2050/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 341333849 t fired, 47257934 attempts, .
59 EF STEQ 2050/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2055/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 342148725 t fired, 47370853 attempts, .
59 EF STEQ 2055/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2060/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 342967682 t fired, 47484690 attempts, .
59 EF STEQ 2060/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2065/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 343784596 t fired, 47597704 attempts, .
59 EF STEQ 2065/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2070/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 344586180 t fired, 47708604 attempts, .
59 EF STEQ 2070/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2075/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 345421794 t fired, 47824552 attempts, .
59 EF STEQ 2075/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2080/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 346252369 t fired, 47939362 attempts, .
59 EF STEQ 2080/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2085/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 347115014 t fired, 48058760 attempts, .
59 EF STEQ 2085/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2090/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 347894081 t fired, 48166471 attempts, .
59 EF STEQ 2090/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2095/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 348719273 t fired, 48280546 attempts, .
59 EF STEQ 2095/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2100/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 349558124 t fired, 48396488 attempts, .
59 EF STEQ 2100/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2105/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 350420452 t fired, 48515770 attempts, .
59 EF STEQ 2105/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2110/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 351283004 t fired, 48635456 attempts, .
59 EF STEQ 2110/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2115/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 352145393 t fired, 48754715 attempts, .
59 EF STEQ 2115/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2120/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 353007786 t fired, 48874217 attempts, .
59 EF STEQ 2120/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2125/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 353819112 t fired, 48986645 attempts, .
59 EF STEQ 2125/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2130/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 354685444 t fired, 49106791 attempts, .
59 EF STEQ 2130/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2135/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 355550483 t fired, 49226404 attempts, .
59 EF STEQ 2135/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2140/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 356367625 t fired, 49339475 attempts, .
59 EF STEQ 2140/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2145/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 357111456 t fired, 49442462 attempts, .
59 EF STEQ 2145/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2150/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 357855237 t fired, 49545259 attempts, .
59 EF STEQ 2150/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2155/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 358666973 t fired, 49657875 attempts, .
59 EF STEQ 2155/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2160/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 359532428 t fired, 49777665 attempts, .
59 EF STEQ 2160/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2165/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 360397571 t fired, 49897106 attempts, .
59 EF STEQ 2165/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2170/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 361262830 t fired, 50016804 attempts, .
59 EF STEQ 2170/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2175/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 362128075 t fired, 50136046 attempts, .
59 EF STEQ 2175/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2180/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 362930988 t fired, 50247058 attempts, .
59 EF STEQ 2180/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2185/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 363753344 t fired, 50361202 attempts, .
59 EF STEQ 2185/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2190/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 364615343 t fired, 50480248 attempts, .
59 EF STEQ 2190/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2195/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 365479978 t fired, 50600135 attempts, .
59 EF STEQ 2195/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2200/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 366344410 t fired, 50719928 attempts, .
59 EF STEQ 2200/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2205/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 367209340 t fired, 50839689 attempts, .
59 EF STEQ 2205/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2210/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 368074722 t fired, 50959527 attempts, .
59 EF STEQ 2210/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2215/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 368939875 t fired, 51079405 attempts, .
59 EF STEQ 2215/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2221/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 369804920 t fired, 51198973 attempts, .
59 EF STEQ 2221/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2226/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 370670107 t fired, 51318799 attempts, .
59 EF STEQ 2226/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2231/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 371535474 t fired, 51438710 attempts, .
59 EF STEQ 2231/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2236/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 372401068 t fired, 51558482 attempts, .
59 EF STEQ 2236/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2241/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 373266130 t fired, 51678226 attempts, .
59 EF STEQ 2241/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2246/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 374130585 t fired, 51797731 attempts, .
59 EF STEQ 2246/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2251/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 374995782 t fired, 51917624 attempts, .
59 EF STEQ 2251/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2256/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 375860411 t fired, 52037409 attempts, .
59 EF STEQ 2256/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2261/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 376724968 t fired, 52157365 attempts, .
59 EF STEQ 2261/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2266/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 377589365 t fired, 52277160 attempts, .
59 EF STEQ 2266/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2271/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 378454440 t fired, 52397122 attempts, .
59 EF STEQ 2271/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2276/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 379318835 t fired, 52516607 attempts, .
59 EF STEQ 2276/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2281/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 380183983 t fired, 52636388 attempts, .
59 EF STEQ 2281/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2286/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 381049111 t fired, 52756199 attempts, .
59 EF STEQ 2286/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2291/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 381914526 t fired, 52875940 attempts, .
59 EF STEQ 2291/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2296/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 382779076 t fired, 52995606 attempts, .
59 EF STEQ 2296/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2301/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 383643350 t fired, 53115281 attempts, .
59 EF STEQ 2301/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2306/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 384507963 t fired, 53234751 attempts, .
59 EF STEQ 2306/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2311/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 385372943 t fired, 53354606 attempts, .
59 EF STEQ 2311/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2316/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 386237510 t fired, 53474261 attempts, .
59 EF STEQ 2316/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2321/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 387102452 t fired, 53593996 attempts, .
59 EF STEQ 2321/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2326/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 387967286 t fired, 53713561 attempts, .
59 EF STEQ 2326/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2331/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 388831809 t fired, 53833110 attempts, .
59 EF STEQ 2331/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2336/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 389695812 t fired, 53952795 attempts, .
59 EF STEQ 2336/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2341/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 390559916 t fired, 54072445 attempts, .
59 EF STEQ 2341/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2346/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 391424514 t fired, 54192485 attempts, .
59 EF STEQ 2346/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2351/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 392289491 t fired, 54312417 attempts, .
59 EF STEQ 2351/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2356/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 393154761 t fired, 54432232 attempts, .
59 EF STEQ 2356/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2361/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 394019503 t fired, 54551773 attempts, .
59 EF STEQ 2361/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2366/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 394832586 t fired, 54664528 attempts, .
59 EF STEQ 2366/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2371/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 395700147 t fired, 54784570 attempts, .
59 EF STEQ 2371/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2376/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 396566544 t fired, 54904376 attempts, .
59 EF STEQ 2376/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2381/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 397432111 t fired, 55024314 attempts, .
59 EF STEQ 2381/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2386/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 398296806 t fired, 55143896 attempts, .
59 EF STEQ 2386/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2391/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 399161017 t fired, 55263692 attempts, .
59 EF STEQ 2391/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2396/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 400026146 t fired, 55383416 attempts, .
59 EF STEQ 2396/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2401/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 400891558 t fired, 55503501 attempts, .
59 EF STEQ 2401/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2406/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 401757009 t fired, 55623685 attempts, .
59 EF STEQ 2406/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2411/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 402622683 t fired, 55743501 attempts, .
59 EF STEQ 2411/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2416/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 403487595 t fired, 55863139 attempts, .
59 EF STEQ 2416/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2421/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 404284845 t fired, 55973545 attempts, .
59 EF STEQ 2421/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2426/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 405147196 t fired, 56093117 attempts, .
59 EF STEQ 2426/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2431/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 406014124 t fired, 56213180 attempts, .
59 EF STEQ 2431/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2436/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 406879673 t fired, 56332792 attempts, .
59 EF STEQ 2436/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2441/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 407744722 t fired, 56452495 attempts, .
59 EF STEQ 2441/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2446/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 408609835 t fired, 56572305 attempts, .
59 EF STEQ 2446/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2477 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2451/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 409474992 t fired, 56692262 attempts, .
59 EF STEQ 2451/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2482 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2456/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 410339012 t fired, 56811570 attempts, .
59 EF STEQ 2456/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2487 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m96-CTLFireability-00: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m96-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m96-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 EF FNDP 2461/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 411203810 t fired, 56931287 attempts, .
59 EF STEQ 2461/3569 0/5 SieveSingleMsgMbox-PT-d1m96-CTLFireability-00 sara is running.

Time elapsed: 2492 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m96-CTLFireability-02: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-03: EF true state space
SieveSingleMsgMbox-PT-d1m96-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-07: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-10: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-11: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m96-CTLFireability-12: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m96-CTLFireability-13: EFEG false state space /EFEG


========== file over 1MB has been truncated ======
retrieve it from the run archives if needed