About the Execution of LoLA for SieveSingleMsgMbox-PT-d1m64
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16194.020 | 3600000.00 | 7654273.00 | 1907.30 | FTTFTTT?T????TFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2023-input.r422-tajo-167905976000434.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is SieveSingleMsgMbox-PT-d1m64, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r422-tajo-167905976000434
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 864K
-rw-r--r-- 1 mcc users 7.0K Feb 26 10:28 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 26 10:28 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 26 10:27 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 10:27 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 17:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:30 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 116K Feb 26 10:30 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 10:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 26 10:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 17:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:06 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 450K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-00
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-01
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-02
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-03
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-04
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-05
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-06
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-07
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-08
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-09
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-10
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-12
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-13
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-14
FORMULA_NAME SieveSingleMsgMbox-PT-d1m64-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679223555075
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SieveSingleMsgMbox-PT-d1m64
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT SieveSingleMsgMbox-PT-d1m64
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m64-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393356 kB
MemFree: 158492 kB
After kill :
MemTotal: 16393356 kB
MemFree: 16290184 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: Rule S: 0 transitions removed,1036 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 57 (type SKEL/FNDP) for 47 SieveSingleMsgMbox-PT-d1m64-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SKEL/EQUN) for 47 SieveSingleMsgMbox-PT-d1m64-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SKEL/SRCH) for 47 SieveSingleMsgMbox-PT-d1m64-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SKEL/SRCH) for 47 SieveSingleMsgMbox-PT-d1m64-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 59 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-13
lola: result : true
lola: markings : 139
lola: fired transitions : 138
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 57 (type FNDP) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-13 (obsolete)
lola: CANCELED task # 58 (type EQUN) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-13 (obsolete)
lola: CANCELED task # 60 (type SRCH) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-13 (obsolete)
lola: FINISHED task # 58 (type SKEL/EQUN) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-13
lola: result : unknown
lola: FINISHED task # 57 (type SKEL/FNDP) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-13
lola: result : unknown
lola: fired transitions : 5024
lola: tried executions : 717
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 7 (type CNST) for 6 SieveSingleMsgMbox-PT-d1m64-CTLFireability-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 7 (type CNST) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-02
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 62 (type SKEL/FNDP) for 41 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SKEL/EQUN) for 41 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SKEL/SRCH) for 41 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SKEL/SRCH) for 41 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 65 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH INITIAL
lola: LAUNCH task # 24 (type CNST) for 21 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
sara: try reading problem file /home/mcc/execution/CTLFireability-63.sara.
lola: FINISHED task # 24 (type CNST) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-07
lola: result : false
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 33 (type EXCL) for 32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-08
lola: time limit : 149 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 33 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-08
lola: result : true
lola: markings : 8
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 68 (type SKEL/FNDP) for 21 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 4 3 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 EF FNDP 5/898 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 838980 t fired, 117307 attempts, .
63 EF STEQ 5/898 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF SRCH 5/898 1/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 767014 m, 153402 m/sec, 982560 t fired, .
68 EF FNDP 5/898 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 907066 t fired, 127046 attempts, .
Time elapsed: 6 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 4 3 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 EF FNDP 10/894 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 1771949 t fired, 247985 attempts, .
63 EF STEQ 10/894 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
64 EF SRCH 10/894 1/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 1589554 m, 164508 m/sec, 2046259 t fired, .
68 EF FNDP 10/894 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 1952482 t fired, 273229 attempts, .
Time elapsed: 11 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 63 (type SKEL/EQUN) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: result : true
lola: CANCELED task # 62 (type FNDP) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 (obsolete)
lola: CANCELED task # 64 (type SRCH) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 (obsolete)
lola: LAUNCH task # 51 (type EXCL) for 50 SieveSingleMsgMbox-PT-d1m64-CTLFireability-14
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 76 (type FNDP) for 47 SieveSingleMsgMbox-PT-d1m64-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type EQUN) for 47 SieveSingleMsgMbox-PT-d1m64-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 62 (type SKEL/FNDP) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: result : unknown
lola: fired transitions : 2152144
lola: tried executions : 301335
lola: time used : 12.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 51 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-14
lola: result : false
lola: markings : 1701
lola: fired transitions : 2137
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12
lola: time limit : 256 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/CTLFireability-77.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 3/256 1/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 100087 m, 20017 m/sec, 233574 t fired, .
68 EF FNDP 15/887 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 2940938 t fired, 411980 attempts, .
76 EF FNDP 3/896 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-13 190219 t fired, 26362 attempts, .
77 EF STEQ 3/717 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-13 sara is running.
Time elapsed: 16 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 77 (type EQUN) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-13
lola: result : true
lola: CANCELED task # 76 (type FNDP) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-13 (obsolete)
lola: LAUNCH task # 72 (type FNDP) for 41 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type EQUN) for 41 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type FNDP) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-13
lola: result : unknown
lola: fired transitions : 402352
lola: tried executions : 55811
lola: time used : 6.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/CTLFireability-73.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 8/275 2/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 330221 m, 46026 m/sec, 788526 t fired, .
68 EF FNDP 20/1181 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 3937968 t fired, 551773 attempts, .
72 EF FNDP 2/1193 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 125710 t fired, 17304 attempts, .
73 EF STEQ 2/895 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 21 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 13/275 5/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 831289 m, 100213 m/sec, 1969007 t fired, .
68 EF FNDP 25/1179 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 5278980 t fired, 739323 attempts, .
72 EF FNDP 7/1191 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 640702 t fired, 88587 attempts, .
73 EF STEQ 7/893 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 26 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 18/275 8/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 1346299 m, 103002 m/sec, 3216538 t fired, .
68 EF FNDP 30/1174 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 7360783 t fired, 1031578 attempts, .
72 EF FNDP 12/1186 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 1453742 t fired, 201351 attempts, .
73 EF STEQ 12/888 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 31 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 23/275 11/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 1868658 m, 104471 m/sec, 4452111 t fired, .
68 EF FNDP 35/1169 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 9434516 t fired, 1322106 attempts, .
72 EF FNDP 17/1181 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 2263063 t fired, 313486 attempts, .
73 EF STEQ 17/883 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 36 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 28/275 13/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 2374981 m, 101264 m/sec, 5658246 t fired, .
68 EF FNDP 40/1164 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 11471086 t fired, 1608137 attempts, .
72 EF FNDP 22/1176 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 3063123 t fired, 424323 attempts, .
73 EF STEQ 22/878 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 41 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 33/275 16/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 2871354 m, 99274 m/sec, 6893207 t fired, .
68 EF FNDP 45/1159 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 13504923 t fired, 1892779 attempts, .
72 EF FNDP 27/1171 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 3866016 t fired, 535383 attempts, .
73 EF STEQ 27/873 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 46 secs. Pages in use: 16
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 38/275 18/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 3380617 m, 101852 m/sec, 8106079 t fired, .
68 EF FNDP 50/1154 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 15542201 t fired, 2178131 attempts, .
72 EF FNDP 32/1166 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 4668283 t fired, 646303 attempts, .
73 EF STEQ 32/868 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 51 secs. Pages in use: 18
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 43/275 21/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 3900475 m, 103971 m/sec, 9342363 t fired, .
68 EF FNDP 55/1149 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 17579513 t fired, 2463208 attempts, .
72 EF FNDP 37/1161 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 5473319 t fired, 758230 attempts, .
73 EF STEQ 37/863 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 56 secs. Pages in use: 21
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 48/275 24/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 4413245 m, 102554 m/sec, 10561853 t fired, .
68 EF FNDP 60/1144 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 19618386 t fired, 2748833 attempts, .
72 EF FNDP 42/1156 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 6278257 t fired, 869765 attempts, .
73 EF STEQ 42/858 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 61 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 53/275 27/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 4918838 m, 101118 m/sec, 11772376 t fired, .
68 EF FNDP 65/1139 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 21657806 t fired, 3034885 attempts, .
72 EF FNDP 47/1151 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 7082826 t fired, 981301 attempts, .
73 EF STEQ 47/853 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 66 secs. Pages in use: 27
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 58/275 29/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 5423503 m, 100933 m/sec, 12982211 t fired, .
68 EF FNDP 70/1134 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 23692995 t fired, 3320026 attempts, .
72 EF FNDP 52/1146 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 7886839 t fired, 1092719 attempts, .
73 EF STEQ 52/848 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 71 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 63/275 32/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 5925371 m, 100373 m/sec, 14178113 t fired, .
68 EF FNDP 75/1129 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 25729464 t fired, 3605091 attempts, .
72 EF FNDP 57/1141 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 8689475 t fired, 1203943 attempts, .
73 EF STEQ 57/843 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EF FNDP 80/1124 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 27778019 t fired, 3892268 attempts, .
72 EF FNDP 62/1136 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 9491592 t fired, 1314897 attempts, .
73 EF STEQ 62/838 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 39 (type EXCL) for 38 SieveSingleMsgMbox-PT-d1m64-CTLFireability-10
lola: time limit : 293 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/293 6/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-10 963569 m, 192713 m/sec, 1330620 t fired, .
68 EF FNDP 85/1119 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 29814620 t fired, 4177601 attempts, .
72 EF FNDP 67/1131 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 10296965 t fired, 1426494 attempts, .
73 EF STEQ 67/833 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/293 11/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-10 1973707 m, 202027 m/sec, 2725817 t fired, .
68 EF FNDP 90/1114 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 31845492 t fired, 4462266 attempts, .
72 EF FNDP 72/1126 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 11098933 t fired, 1537632 attempts, .
73 EF STEQ 72/828 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/293 16/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-10 2930699 m, 191398 m/sec, 4119133 t fired, .
68 EF FNDP 95/1109 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 33875608 t fired, 4746843 attempts, .
72 EF FNDP 77/1121 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 11901452 t fired, 1649069 attempts, .
73 EF STEQ 77/823 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/293 21/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-10 3936978 m, 201255 m/sec, 5496565 t fired, .
68 EF FNDP 100/1104 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 35911468 t fired, 5031662 attempts, .
72 EF FNDP 82/1116 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 12705245 t fired, 1760536 attempts, .
73 EF STEQ 82/818 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/293 27/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-10 4921379 m, 196880 m/sec, 6857139 t fired, .
68 EF FNDP 105/1099 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 37944981 t fired, 5317052 attempts, .
72 EF FNDP 87/1111 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 13508345 t fired, 1871638 attempts, .
73 EF STEQ 87/813 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/293 32/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-10 5883580 m, 192440 m/sec, 8199547 t fired, .
68 EF FNDP 110/1094 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 39979945 t fired, 5602476 attempts, .
72 EF FNDP 92/1106 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 14312114 t fired, 1983072 attempts, .
73 EF STEQ 92/808 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 39 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EF FNDP 115/1089 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 42024153 t fired, 5888760 attempts, .
72 EF FNDP 97/1101 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 15115343 t fired, 2094597 attempts, .
73 EF STEQ 97/803 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 36 (type EXCL) for 35 SieveSingleMsgMbox-PT-d1m64-CTLFireability-09
lola: time limit : 316 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/316 5/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-09 767498 m, 153499 m/sec, 1818057 t fired, .
68 EF FNDP 120/1084 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 44060495 t fired, 6173922 attempts, .
72 EF FNDP 102/1096 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 15919416 t fired, 2206105 attempts, .
73 EF STEQ 102/798 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/316 9/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-09 1564158 m, 159332 m/sec, 3726204 t fired, .
68 EF FNDP 125/1079 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 46100008 t fired, 6459976 attempts, .
72 EF FNDP 107/1091 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 16723657 t fired, 2317404 attempts, .
73 EF STEQ 107/793 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 15/316 13/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-09 2347986 m, 156765 m/sec, 5596587 t fired, .
68 EF FNDP 130/1074 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 48135577 t fired, 6745407 attempts, .
72 EF FNDP 112/1086 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 17525958 t fired, 2428776 attempts, .
73 EF STEQ 112/788 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 20/316 17/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-09 3096214 m, 149645 m/sec, 7455919 t fired, .
68 EF FNDP 135/1069 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 50174681 t fired, 7030923 attempts, .
72 EF FNDP 117/1081 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 18329513 t fired, 2540260 attempts, .
73 EF STEQ 117/783 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 25/316 21/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-09 3900277 m, 160812 m/sec, 9341793 t fired, .
68 EF FNDP 140/1064 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 52212229 t fired, 7316157 attempts, .
72 EF FNDP 122/1076 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 19133426 t fired, 2651888 attempts, .
73 EF STEQ 122/778 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 30/316 25/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-09 4676708 m, 155286 m/sec, 11199626 t fired, .
68 EF FNDP 145/1059 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 54248439 t fired, 7600228 attempts, .
72 EF FNDP 127/1071 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 19937446 t fired, 2763431 attempts, .
73 EF STEQ 127/773 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 35/316 29/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-09 5441485 m, 152955 m/sec, 13026742 t fired, .
68 EF FNDP 150/1054 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 56281534 t fired, 7885008 attempts, .
72 EF FNDP 132/1066 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 20740788 t fired, 2874934 attempts, .
73 EF STEQ 132/768 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EF FNDP 155/1049 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 58320153 t fired, 8170532 attempts, .
72 EF FNDP 137/1061 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 21544083 t fired, 2986231 attempts, .
73 EF STEQ 137/763 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 SieveSingleMsgMbox-PT-d1m64-CTLFireability-06
lola: time limit : 344 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-06
lola: result : true
lola: markings : 8
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 SieveSingleMsgMbox-PT-d1m64-CTLFireability-05
lola: time limit : 382 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-05
lola: result : true
lola: markings : 1701
lola: fired transitions : 3202
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 SieveSingleMsgMbox-PT-d1m64-CTLFireability-03
lola: time limit : 430 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-03
lola: result : false
lola: markings : 8
lola: fired transitions : 30
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 SieveSingleMsgMbox-PT-d1m64-CTLFireability-01
lola: time limit : 492 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-01
lola: result : true
lola: markings : 8
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 SieveSingleMsgMbox-PT-d1m64-CTLFireability-00
lola: time limit : 574 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-00
lola: result : false
lola: markings : 8
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 74 (type EXCL) for 41 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: time limit : 688 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 3 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EF FNDP 160/1044 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 60368910 t fired, 8457701 attempts, .
72 EF FNDP 142/1056 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 22346282 t fired, 3097285 attempts, .
73 EF STEQ 142/758 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
74 EF EXCL 5/688 5/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 954684 m, 190936 m/sec, 1157243 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 3 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EF FNDP 165/1039 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 62416846 t fired, 8744530 attempts, .
72 EF FNDP 147/1051 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 23147495 t fired, 3208371 attempts, .
73 EF STEQ 147/753 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
74 EF EXCL 10/688 9/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 1898589 m, 188781 m/sec, 2321912 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 3 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EF FNDP 170/1034 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 64464543 t fired, 9031405 attempts, .
72 EF FNDP 152/1046 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 23950216 t fired, 3319836 attempts, .
73 EF STEQ 152/748 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
74 EF EXCL 15/688 13/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 2839862 m, 188254 m/sec, 3480815 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 3 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EF FNDP 175/1029 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 66514092 t fired, 9318444 attempts, .
72 EF FNDP 157/1041 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 24751160 t fired, 3430742 attempts, .
73 EF STEQ 157/743 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
74 EF EXCL 20/688 17/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 3776817 m, 187391 m/sec, 4640183 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 3 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EF FNDP 180/1024 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 68559295 t fired, 9604425 attempts, .
72 EF FNDP 162/1036 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 25552824 t fired, 3541611 attempts, .
73 EF STEQ 162/738 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
74 EF EXCL 25/688 21/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 4716113 m, 187859 m/sec, 5787931 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 3 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EF FNDP 185/1019 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 70614500 t fired, 9892574 attempts, .
72 EF FNDP 167/1031 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 26357160 t fired, 3653190 attempts, .
73 EF STEQ 167/733 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
74 EF EXCL 30/688 25/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 5643942 m, 185565 m/sec, 6941298 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 3 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EF FNDP 190/1014 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 72667973 t fired, 10180030 attempts, .
72 EF FNDP 172/1026 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 27160617 t fired, 3764451 attempts, .
73 EF STEQ 172/728 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
74 EF EXCL 35/688 29/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 6569417 m, 185095 m/sec, 8090499 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 74 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 8 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 EF FNDP 195/1009 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 74717528 t fired, 10467887 attempts, .
72 EF FNDP 177/1021 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 27961932 t fired, 3875030 attempts, .
73 EF STEQ 177/723 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 83 (type EXCL) for 21 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07
lola: time limit : 851 sec
lola: memory limit: 32 pages
lola: FINISHED task # 83 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-07
lola: result : true
lola: markings : 104
lola: fired transitions : 103
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 68 (type FNDP) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 (obsolete)
lola: LAUNCH task # 30 (type EXCL) for 21 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07
lola: time limit : 1134 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 75 (type SRCH) for 41 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type SKEL/FNDP) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-07
lola: result : unknown
lola: fired transitions : 74722072
lola: tried executions : 10468528
lola: time used : 195.000000
lola: memory pages used : 0
lola: FINISHED task # 75 (type SRCH) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-11
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 1 0 3 0 0 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 AGEF EXCL 5/1134 5/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 994459 m, 198891 m/sec, 1375197 t fired, .
72 EF FNDP 182/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 28768046 t fired, 3986713 attempts, .
73 EF STEQ 182/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 1 0 3 0 0 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 AGEF EXCL 10/1134 10/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 1989122 m, 198932 m/sec, 2741922 t fired, .
72 EF FNDP 187/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 29636661 t fired, 4107154 attempts, .
73 EF STEQ 187/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 1 0 3 0 0 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 AGEF EXCL 15/1134 15/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 2917856 m, 185746 m/sec, 4091822 t fired, .
72 EF FNDP 192/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 30501190 t fired, 4226406 attempts, .
73 EF STEQ 192/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 1 0 3 0 0 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 AGEF EXCL 20/1134 20/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 3915573 m, 199543 m/sec, 5452651 t fired, .
72 EF FNDP 197/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 31371238 t fired, 4346842 attempts, .
73 EF STEQ 197/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 1 0 3 0 0 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 AGEF EXCL 25/1134 25/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 4871369 m, 191159 m/sec, 6774477 t fired, .
72 EF FNDP 202/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 32238512 t fired, 4466966 attempts, .
73 EF STEQ 202/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 1 0 3 0 0 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 AGEF EXCL 30/1134 29/32 SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 5804571 m, 186640 m/sec, 8077747 t fired, .
72 EF FNDP 207/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 33109473 t fired, 4587567 attempts, .
73 EF STEQ 207/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 30 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 212/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 33980517 t fired, 4708125 attempts, .
73 EF STEQ 212/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 SieveSingleMsgMbox-PT-d1m64-CTLFireability-15
lola: time limit : 1684 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-15
lola: result : false
lola: markings : 8
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 SieveSingleMsgMbox-PT-d1m64-CTLFireability-04
lola: time limit : 3369 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for SieveSingleMsgMbox-PT-d1m64-CTLFireability-04
lola: result : true
lola: markings : 1096
lola: fired transitions : 1372
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 217/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 34854407 t fired, 4829105 attempts, .
73 EF STEQ 217/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 222/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 35727930 t fired, 4949455 attempts, .
73 EF STEQ 222/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 227/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 36601873 t fired, 5070309 attempts, .
73 EF STEQ 227/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 232/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 37475840 t fired, 5191564 attempts, .
73 EF STEQ 232/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 237/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 38349771 t fired, 5312728 attempts, .
73 EF STEQ 237/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 242/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 39223642 t fired, 5433505 attempts, .
73 EF STEQ 242/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 247/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 40097110 t fired, 5554093 attempts, .
73 EF STEQ 247/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 252/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 40970471 t fired, 5674883 attempts, .
73 EF STEQ 252/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 257/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 41844084 t fired, 5795576 attempts, .
73 EF STEQ 257/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 262/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 42716748 t fired, 5916576 attempts, .
73 EF STEQ 262/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 267/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 43589948 t fired, 6037307 attempts, .
73 EF STEQ 267/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 272/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 44464253 t fired, 6158747 attempts, .
73 EF STEQ 272/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 277/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 45336720 t fired, 6279522 attempts, .
73 EF STEQ 277/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 282/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 46208963 t fired, 6399878 attempts, .
73 EF STEQ 282/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 287/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 47081268 t fired, 6520358 attempts, .
73 EF STEQ 287/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 292/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 47954131 t fired, 6641384 attempts, .
73 EF STEQ 292/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 297/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 48827162 t fired, 6761929 attempts, .
73 EF STEQ 297/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 302/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 49688410 t fired, 6881198 attempts, .
73 EF STEQ 302/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 307/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 50530280 t fired, 6998000 attempts, .
73 EF STEQ 307/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 312/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 51330899 t fired, 7108887 attempts, .
73 EF STEQ 312/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 317/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 52206351 t fired, 7230216 attempts, .
73 EF STEQ 317/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 322/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 53036218 t fired, 7345189 attempts, .
73 EF STEQ 322/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 327/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 53856172 t fired, 7458424 attempts, .
73 EF STEQ 327/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 332/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 54728102 t fired, 7579379 attempts, .
73 EF STEQ 332/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 337/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 55560259 t fired, 7694384 attempts, .
73 EF STEQ 337/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 342/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 56404380 t fired, 7811728 attempts, .
73 EF STEQ 342/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 347/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 57246932 t fired, 7928591 attempts, .
73 EF STEQ 347/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 352/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 58120883 t fired, 8049505 attempts, .
73 EF STEQ 352/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 357/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 58993973 t fired, 8170527 attempts, .
73 EF STEQ 357/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 362/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 59867269 t fired, 8291605 attempts, .
73 EF STEQ 362/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 367/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 60740738 t fired, 8412754 attempts, .
73 EF STEQ 367/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 372/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 61614628 t fired, 8533689 attempts, .
73 EF STEQ 372/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 377/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 62488163 t fired, 8654140 attempts, .
73 EF STEQ 377/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 382/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 63361988 t fired, 8775041 attempts, .
73 EF STEQ 382/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 387/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 64235987 t fired, 8895844 attempts, .
73 EF STEQ 387/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 392/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 65109347 t fired, 9016993 attempts, .
73 EF STEQ 392/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 397/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 65942871 t fired, 9132489 attempts, .
73 EF STEQ 397/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 402/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 66799621 t fired, 9250959 attempts, .
73 EF STEQ 402/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 407/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 67621117 t fired, 9365027 attempts, .
73 EF STEQ 407/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 412/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 68496034 t fired, 9486346 attempts, .
73 EF STEQ 412/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 417/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 69371197 t fired, 9607420 attempts, .
73 EF STEQ 417/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 422/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 70245644 t fired, 9728460 attempts, .
73 EF STEQ 422/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 427/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 71120351 t fired, 9849549 attempts, .
73 EF STEQ 427/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 432/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 71940815 t fired, 9963387 attempts, .
73 EF STEQ 432/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 437/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 72764557 t fired, 10077402 attempts, .
73 EF STEQ 437/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 442/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 73639222 t fired, 10198577 attempts, .
73 EF STEQ 442/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 447/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 74513202 t fired, 10319442 attempts, .
73 EF STEQ 447/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 452/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 75386840 t fired, 10440374 attempts, .
73 EF STEQ 452/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 457/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 76261708 t fired, 10561366 attempts, .
73 EF STEQ 457/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 462/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 77136636 t fired, 10682712 attempts, .
73 EF STEQ 462/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 467/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 78011939 t fired, 10803958 attempts, .
73 EF STEQ 467/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 472/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 78886603 t fired, 10924891 attempts, .
73 EF STEQ 472/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 477/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 79761067 t fired, 11045921 attempts, .
73 EF STEQ 477/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 482/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 80635717 t fired, 11166908 attempts, .
73 EF STEQ 482/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 487/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 81510496 t fired, 11288254 attempts, .
73 EF STEQ 487/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 492/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 82385390 t fired, 11409544 attempts, .
73 EF STEQ 492/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 497/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 83260899 t fired, 11530728 attempts, .
73 EF STEQ 497/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 502/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 84136082 t fired, 11651959 attempts, .
73 EF STEQ 502/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 507/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 85010455 t fired, 11772809 attempts, .
73 EF STEQ 507/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 512/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 85885571 t fired, 11894051 attempts, .
73 EF STEQ 512/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 517/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 86760060 t fired, 12015006 attempts, .
73 EF STEQ 517/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 522/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 87622662 t fired, 12134446 attempts, .
73 EF STEQ 522/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 541 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 527/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 88465211 t fired, 12251457 attempts, .
73 EF STEQ 527/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 546 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 532/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 89256175 t fired, 12361006 attempts, .
73 EF STEQ 532/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 551 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 537/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 90120517 t fired, 12480476 attempts, .
73 EF STEQ 537/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 556 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 542/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 90938634 t fired, 12593666 attempts, .
73 EF STEQ 542/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 561 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 547/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 91802550 t fired, 12713278 attempts, .
73 EF STEQ 547/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 566 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 552/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 92674712 t fired, 12833824 attempts, .
73 EF STEQ 552/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 571 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 557/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 93547883 t fired, 12954535 attempts, .
73 EF STEQ 557/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 576 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 562/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 94419183 t fired, 13075059 attempts, .
73 EF STEQ 562/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 581 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 567/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 95213351 t fired, 13185076 attempts, .
73 EF STEQ 567/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 586 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 572/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 96050789 t fired, 13300779 attempts, .
73 EF STEQ 572/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 591 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 577/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 96922644 t fired, 13421656 attempts, .
73 EF STEQ 577/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 596 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 582/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 97738090 t fired, 13534987 attempts, .
73 EF STEQ 582/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 601 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 587/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 98535168 t fired, 13645538 attempts, .
73 EF STEQ 587/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 606 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 592/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 99387710 t fired, 13763728 attempts, .
73 EF STEQ 592/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 611 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 597/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 100184435 t fired, 13874138 attempts, .
73 EF STEQ 597/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 616 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 602/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 101026856 t fired, 13990680 attempts, .
73 EF STEQ 602/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 621 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 607/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 101796831 t fired, 14097057 attempts, .
73 EF STEQ 607/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 626 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 612/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 102625835 t fired, 14212148 attempts, .
73 EF STEQ 612/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 631 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 617/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 103498709 t fired, 14332710 attempts, .
73 EF STEQ 617/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 636 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 622/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 104294331 t fired, 14443256 attempts, .
73 EF STEQ 622/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 641 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 627/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 105117344 t fired, 14556967 attempts, .
73 EF STEQ 627/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 646 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 632/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 105982058 t fired, 14676697 attempts, .
73 EF STEQ 632/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 651 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 637/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 106854395 t fired, 14797434 attempts, .
73 EF STEQ 637/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 656 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 642/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 107724382 t fired, 14917991 attempts, .
73 EF STEQ 642/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 661 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 647/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 108586060 t fired, 15037208 attempts, .
73 EF STEQ 647/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 666 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 652/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 109371592 t fired, 15145641 attempts, .
73 EF STEQ 652/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 671 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 657/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 110205785 t fired, 15261073 attempts, .
73 EF STEQ 657/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 676 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 662/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 111077784 t fired, 15381677 attempts, .
73 EF STEQ 662/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 681 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 667/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 111951667 t fired, 15502778 attempts, .
73 EF STEQ 667/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 686 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 672/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 112825638 t fired, 15624007 attempts, .
73 EF STEQ 672/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 691 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 677/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 113699728 t fired, 15744878 attempts, .
73 EF STEQ 677/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 696 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 682/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 114572858 t fired, 15865775 attempts, .
73 EF STEQ 682/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 701 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 687/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 115446946 t fired, 15987148 attempts, .
73 EF STEQ 687/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 706 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 692/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 116320863 t fired, 16108202 attempts, .
73 EF STEQ 692/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 711 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 697/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 117194357 t fired, 16228828 attempts, .
73 EF STEQ 697/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 716 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 702/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 118068214 t fired, 16349900 attempts, .
73 EF STEQ 702/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 721 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 707/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 118940831 t fired, 16470819 attempts, .
73 EF STEQ 707/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 726 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 712/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 119813874 t fired, 16591746 attempts, .
73 EF STEQ 712/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 731 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 717/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 120686855 t fired, 16712670 attempts, .
73 EF STEQ 717/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 736 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 722/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 121559919 t fired, 16833542 attempts, .
73 EF STEQ 722/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 741 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 727/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 122432105 t fired, 16954136 attempts, .
73 EF STEQ 727/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 746 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 732/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 123303889 t fired, 17074503 attempts, .
73 EF STEQ 732/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 751 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 737/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 124176791 t fired, 17195338 attempts, .
73 EF STEQ 737/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 756 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 742/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 125048792 t fired, 17316152 attempts, .
73 EF STEQ 742/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 761 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 747/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 125921966 t fired, 17436991 attempts, .
73 EF STEQ 747/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 766 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 752/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 126795676 t fired, 17558214 attempts, .
73 EF STEQ 752/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 771 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 757/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 127669218 t fired, 17679010 attempts, .
73 EF STEQ 757/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 776 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 762/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 128542207 t fired, 17799480 attempts, .
73 EF STEQ 762/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 781 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 767/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 129415569 t fired, 17920558 attempts, .
73 EF STEQ 767/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 786 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 772/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 130288921 t fired, 18041613 attempts, .
73 EF STEQ 772/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 791 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 777/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 131161887 t fired, 18162525 attempts, .
73 EF STEQ 777/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 796 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 782/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 132035619 t fired, 18283617 attempts, .
73 EF STEQ 782/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 801 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 787/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 132909589 t fired, 18404745 attempts, .
73 EF STEQ 787/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 806 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 792/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 133782996 t fired, 18525798 attempts, .
73 EF STEQ 792/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 811 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 797/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 134656592 t fired, 18646835 attempts, .
73 EF STEQ 797/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 816 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 802/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 135529416 t fired, 18767751 attempts, .
73 EF STEQ 802/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 821 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 807/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 136402859 t fired, 18888721 attempts, .
73 EF STEQ 807/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 826 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 812/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 137275875 t fired, 19009226 attempts, .
73 EF STEQ 812/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 831 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 817/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 138148626 t fired, 19130112 attempts, .
73 EF STEQ 817/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 836 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 822/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 139020866 t fired, 19250634 attempts, .
73 EF STEQ 822/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 841 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 827/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 139894100 t fired, 19371596 attempts, .
73 EF STEQ 827/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 846 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 832/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 140766700 t fired, 19492369 attempts, .
73 EF STEQ 832/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 851 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 837/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 141640211 t fired, 19613252 attempts, .
73 EF STEQ 837/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 856 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 842/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 142513914 t fired, 19733909 attempts, .
73 EF STEQ 842/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 861 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 847/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 143387854 t fired, 19855053 attempts, .
73 EF STEQ 847/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 866 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 852/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 144262097 t fired, 19975983 attempts, .
73 EF STEQ 852/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 871 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 857/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 145134759 t fired, 20096957 attempts, .
73 EF STEQ 857/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 876 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 862/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 146005565 t fired, 20217498 attempts, .
73 EF STEQ 862/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 881 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 867/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 146846476 t fired, 20334086 attempts, .
73 EF STEQ 867/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 886 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 872/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 147713947 t fired, 20454365 attempts, .
73 EF STEQ 872/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 891 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 877/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 148540277 t fired, 20568675 attempts, .
73 EF STEQ 877/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 896 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 882/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 149411927 t fired, 20689211 attempts, .
73 EF STEQ 882/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 901 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 887/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 150189438 t fired, 20796680 attempts, .
73 EF STEQ 887/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 906 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 892/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 151002285 t fired, 20909142 attempts, .
73 EF STEQ 892/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 911 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 897/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 151875075 t fired, 21029904 attempts, .
73 EF STEQ 897/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 916 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 902/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 152747931 t fired, 21150883 attempts, .
73 EF STEQ 902/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 921 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 907/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 153619655 t fired, 21271712 attempts, .
73 EF STEQ 907/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 926 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 912/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 154492180 t fired, 21392579 attempts, .
73 EF STEQ 912/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 931 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 917/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 155365150 t fired, 21513324 attempts, .
73 EF STEQ 917/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 936 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 922/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 156238566 t fired, 21634718 attempts, .
73 EF STEQ 922/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 941 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 927/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 157112111 t fired, 21755887 attempts, .
73 EF STEQ 927/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 946 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 932/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 157985201 t fired, 21876932 attempts, .
73 EF STEQ 932/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 951 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 937/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 158857765 t fired, 21997492 attempts, .
73 EF STEQ 937/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 956 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 942/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 159730560 t fired, 22118352 attempts, .
73 EF STEQ 942/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 961 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 947/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 160603318 t fired, 22239340 attempts, .
73 EF STEQ 947/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 966 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 952/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 161476059 t fired, 22360212 attempts, .
73 EF STEQ 952/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 971 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 957/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 162348540 t fired, 22481310 attempts, .
73 EF STEQ 957/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 976 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 962/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 163222180 t fired, 22602381 attempts, .
73 EF STEQ 962/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 981 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 967/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 164094263 t fired, 22722941 attempts, .
73 EF STEQ 967/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 986 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 972/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 164967886 t fired, 22844053 attempts, .
73 EF STEQ 972/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 991 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 977/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 165841777 t fired, 22964997 attempts, .
73 EF STEQ 977/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 996 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 982/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 166715243 t fired, 23086033 attempts, .
73 EF STEQ 982/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 987/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 167588876 t fired, 23206836 attempts, .
73 EF STEQ 987/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 992/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 168460489 t fired, 23327265 attempts, .
73 EF STEQ 992/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 997/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 169332340 t fired, 23447921 attempts, .
73 EF STEQ 997/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1002/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 170203816 t fired, 23568404 attempts, .
73 EF STEQ 1002/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1007/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 171075308 t fired, 23689181 attempts, .
73 EF STEQ 1007/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1012/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 171946159 t fired, 23809930 attempts, .
73 EF STEQ 1012/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1017/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 172816531 t fired, 23930391 attempts, .
73 EF STEQ 1017/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1022/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 173690259 t fired, 24051339 attempts, .
73 EF STEQ 1022/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1027/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 174563201 t fired, 24172409 attempts, .
73 EF STEQ 1027/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1032/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 175436447 t fired, 24293506 attempts, .
73 EF STEQ 1032/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1037/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 176309318 t fired, 24414022 attempts, .
73 EF STEQ 1037/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1042/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 177181287 t fired, 24534704 attempts, .
73 EF STEQ 1042/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1047/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 178054037 t fired, 24655614 attempts, .
73 EF STEQ 1047/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1052/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 178927079 t fired, 24776447 attempts, .
73 EF STEQ 1052/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1057/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 179801293 t fired, 24897598 attempts, .
73 EF STEQ 1057/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1062/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 180675606 t fired, 25018713 attempts, .
73 EF STEQ 1062/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1067/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 181549828 t fired, 25139978 attempts, .
73 EF STEQ 1067/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1072/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 182424284 t fired, 25261139 attempts, .
73 EF STEQ 1072/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1077/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 183298961 t fired, 25382292 attempts, .
73 EF STEQ 1077/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1082/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 184174042 t fired, 25503763 attempts, .
73 EF STEQ 1082/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1087/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 185048411 t fired, 25624754 attempts, .
73 EF STEQ 1087/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1092/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 185922915 t fired, 25745971 attempts, .
73 EF STEQ 1092/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1097/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 186796594 t fired, 25866584 attempts, .
73 EF STEQ 1097/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1102/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 187670500 t fired, 25987582 attempts, .
73 EF STEQ 1102/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1107/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 188544578 t fired, 26108385 attempts, .
73 EF STEQ 1107/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1112/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 189418590 t fired, 26229271 attempts, .
73 EF STEQ 1112/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1117/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 190292406 t fired, 26350227 attempts, .
73 EF STEQ 1117/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1122/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 191166845 t fired, 26471471 attempts, .
73 EF STEQ 1122/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1127/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 192041727 t fired, 26592828 attempts, .
73 EF STEQ 1127/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1132/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 192917083 t fired, 26714011 attempts, .
73 EF STEQ 1132/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1137/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 193791788 t fired, 26835015 attempts, .
73 EF STEQ 1137/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1142/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 194665719 t fired, 26955915 attempts, .
73 EF STEQ 1142/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1147/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 195540069 t fired, 27077034 attempts, .
73 EF STEQ 1147/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1152/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 196413834 t fired, 27197969 attempts, .
73 EF STEQ 1152/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1157/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 197288141 t fired, 27319037 attempts, .
73 EF STEQ 1157/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1162/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 198161793 t fired, 27439949 attempts, .
73 EF STEQ 1162/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1167/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 199036304 t fired, 27560879 attempts, .
73 EF STEQ 1167/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1172/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 199910518 t fired, 27681832 attempts, .
73 EF STEQ 1172/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1177/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 200785135 t fired, 27802352 attempts, .
73 EF STEQ 1177/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1182/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 201659263 t fired, 27923513 attempts, .
73 EF STEQ 1182/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1187/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 202482990 t fired, 28037392 attempts, .
73 EF STEQ 1187/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1192/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 203357029 t fired, 28158474 attempts, .
73 EF STEQ 1192/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1197/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 204179210 t fired, 28272377 attempts, .
73 EF STEQ 1197/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1202/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 205053216 t fired, 28393421 attempts, .
73 EF STEQ 1202/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1207/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 205828787 t fired, 28500918 attempts, .
73 EF STEQ 1207/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1212/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 206661233 t fired, 28616002 attempts, .
73 EF STEQ 1212/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1217/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 207534786 t fired, 28737075 attempts, .
73 EF STEQ 1217/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1222/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 208388893 t fired, 28855210 attempts, .
73 EF STEQ 1222/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1227/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 209240031 t fired, 28973227 attempts, .
73 EF STEQ 1227/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1232/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 210062223 t fired, 29087040 attempts, .
73 EF STEQ 1232/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1237/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 210937076 t fired, 29208405 attempts, .
73 EF STEQ 1237/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1242/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 211741968 t fired, 29319762 attempts, .
73 EF STEQ 1242/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1247/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 212569490 t fired, 29434203 attempts, .
73 EF STEQ 1247/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1252/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 213444802 t fired, 29555308 attempts, .
73 EF STEQ 1252/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1257/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 214204343 t fired, 29660415 attempts, .
73 EF STEQ 1257/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1262/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 215050222 t fired, 29777316 attempts, .
73 EF STEQ 1262/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1267/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 215902585 t fired, 29895229 attempts, .
73 EF STEQ 1267/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1272/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 216754002 t fired, 30013025 attempts, .
73 EF STEQ 1272/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1277/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 217566685 t fired, 30126008 attempts, .
73 EF STEQ 1277/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1282/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 218405083 t fired, 30241788 attempts, .
73 EF STEQ 1282/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1287/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 219272305 t fired, 30361854 attempts, .
73 EF STEQ 1287/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1292/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 220083438 t fired, 30474257 attempts, .
73 EF STEQ 1292/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1297/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 220937043 t fired, 30592240 attempts, .
73 EF STEQ 1297/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1302/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 221806090 t fired, 30712585 attempts, .
73 EF STEQ 1302/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1307/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 222625673 t fired, 30826056 attempts, .
73 EF STEQ 1307/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1312/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 223460854 t fired, 30941493 attempts, .
73 EF STEQ 1312/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1317/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 224324909 t fired, 31060994 attempts, .
73 EF STEQ 1317/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1322/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 225139878 t fired, 31174077 attempts, .
73 EF STEQ 1322/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1327/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 225971565 t fired, 31289006 attempts, .
73 EF STEQ 1327/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1332/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 226756257 t fired, 31397842 attempts, .
73 EF STEQ 1332/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1337/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 227598520 t fired, 31514522 attempts, .
73 EF STEQ 1337/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1342/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 228471157 t fired, 31635071 attempts, .
73 EF STEQ 1342/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1347/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 229342983 t fired, 31755739 attempts, .
73 EF STEQ 1347/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1352/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 230214675 t fired, 31876620 attempts, .
73 EF STEQ 1352/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1357/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 231087146 t fired, 31997218 attempts, .
73 EF STEQ 1357/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1362/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 231960452 t fired, 32118094 attempts, .
73 EF STEQ 1362/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1367/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 232833291 t fired, 32239021 attempts, .
73 EF STEQ 1367/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1372/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 233705953 t fired, 32359760 attempts, .
73 EF STEQ 1372/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1377/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 234578766 t fired, 32480495 attempts, .
73 EF STEQ 1377/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1382/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 235409296 t fired, 32595653 attempts, .
73 EF STEQ 1382/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1387/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 236226543 t fired, 32708902 attempts, .
73 EF STEQ 1387/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1392/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 237100909 t fired, 32830057 attempts, .
73 EF STEQ 1392/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1397/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 237973988 t fired, 32950923 attempts, .
73 EF STEQ 1397/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1402/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 238846924 t fired, 33071687 attempts, .
73 EF STEQ 1402/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1407/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 239719684 t fired, 33192402 attempts, .
73 EF STEQ 1407/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1412/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 240592865 t fired, 33313313 attempts, .
73 EF STEQ 1412/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1417/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 241387941 t fired, 33423439 attempts, .
73 EF STEQ 1417/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1422/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 242216470 t fired, 33538126 attempts, .
73 EF STEQ 1422/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1427/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 243070974 t fired, 33656773 attempts, .
73 EF STEQ 1427/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1432/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 243943995 t fired, 33777815 attempts, .
73 EF STEQ 1432/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1437/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 244816706 t fired, 33898827 attempts, .
73 EF STEQ 1437/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1442/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 245690069 t fired, 34019395 attempts, .
73 EF STEQ 1442/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1447/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 246563541 t fired, 34140057 attempts, .
73 EF STEQ 1447/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1452/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 247436377 t fired, 34261002 attempts, .
73 EF STEQ 1452/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1457/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 248309400 t fired, 34381778 attempts, .
73 EF STEQ 1457/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1462/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 249182852 t fired, 34502624 attempts, .
73 EF STEQ 1462/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1467/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 250055720 t fired, 34623369 attempts, .
73 EF STEQ 1467/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1472/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 250929287 t fired, 34744418 attempts, .
73 EF STEQ 1472/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1477/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 251803242 t fired, 34865537 attempts, .
73 EF STEQ 1477/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1482/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 252677636 t fired, 34986791 attempts, .
73 EF STEQ 1482/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1487/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 253551103 t fired, 35107715 attempts, .
73 EF STEQ 1487/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1492/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 254424351 t fired, 35228549 attempts, .
73 EF STEQ 1492/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1497/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 255296593 t fired, 35348955 attempts, .
73 EF STEQ 1497/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1502/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 256170020 t fired, 35470069 attempts, .
73 EF STEQ 1502/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1507/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 257043021 t fired, 35590838 attempts, .
73 EF STEQ 1507/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1512/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 257916415 t fired, 35712178 attempts, .
73 EF STEQ 1512/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1517/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 258789609 t fired, 35833080 attempts, .
73 EF STEQ 1517/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1522/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 259654722 t fired, 35952958 attempts, .
73 EF STEQ 1522/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1527/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 260473445 t fired, 36066536 attempts, .
73 EF STEQ 1527/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1532/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 261288781 t fired, 36179371 attempts, .
73 EF STEQ 1532/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1537/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 262162866 t fired, 36300632 attempts, .
73 EF STEQ 1537/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1542/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 262950081 t fired, 36409375 attempts, .
73 EF STEQ 1542/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1547/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 263772398 t fired, 36523288 attempts, .
73 EF STEQ 1547/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1552/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 264646366 t fired, 36644390 attempts, .
73 EF STEQ 1552/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1557/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 265520908 t fired, 36765588 attempts, .
73 EF STEQ 1557/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1562/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 266394906 t fired, 36886473 attempts, .
73 EF STEQ 1562/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1567/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 267268637 t fired, 37007513 attempts, .
73 EF STEQ 1567/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1572/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 268142769 t fired, 37128804 attempts, .
73 EF STEQ 1572/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1577/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 269016826 t fired, 37249671 attempts, .
73 EF STEQ 1577/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1582/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 269889647 t fired, 37370552 attempts, .
73 EF STEQ 1582/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1587/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 270762994 t fired, 37491456 attempts, .
73 EF STEQ 1587/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1592/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 271636389 t fired, 37612428 attempts, .
73 EF STEQ 1592/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1597/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 272510144 t fired, 37733740 attempts, .
73 EF STEQ 1597/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1602/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 273384119 t fired, 37855008 attempts, .
73 EF STEQ 1602/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1607/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 274257724 t fired, 37975981 attempts, .
73 EF STEQ 1607/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1612/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 275131032 t fired, 38096686 attempts, .
73 EF STEQ 1612/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1617/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 276004488 t fired, 38217910 attempts, .
73 EF STEQ 1617/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1622/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 276878395 t fired, 38339300 attempts, .
73 EF STEQ 1622/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1627/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 277752000 t fired, 38459920 attempts, .
73 EF STEQ 1627/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1632/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 278625427 t fired, 38580974 attempts, .
73 EF STEQ 1632/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1637/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 279499474 t fired, 38702151 attempts, .
73 EF STEQ 1637/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1642/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 280373295 t fired, 38822974 attempts, .
73 EF STEQ 1642/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1647/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 281247326 t fired, 38944111 attempts, .
73 EF STEQ 1647/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1652/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 282120914 t fired, 39065433 attempts, .
73 EF STEQ 1652/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1657/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 282994403 t fired, 39186331 attempts, .
73 EF STEQ 1657/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1662/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 283868181 t fired, 39307063 attempts, .
73 EF STEQ 1662/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1667/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 284741693 t fired, 39427724 attempts, .
73 EF STEQ 1667/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1672/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 285533346 t fired, 39537272 attempts, .
73 EF STEQ 1672/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1677/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 286381368 t fired, 39654800 attempts, .
73 EF STEQ 1677/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1682/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 287254529 t fired, 39775805 attempts, .
73 EF STEQ 1682/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1687/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 288048281 t fired, 39886002 attempts, .
73 EF STEQ 1687/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1692/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 288885146 t fired, 40002030 attempts, .
73 EF STEQ 1692/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1697/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 289758696 t fired, 40123119 attempts, .
73 EF STEQ 1697/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1702/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 290617594 t fired, 40242023 attempts, .
73 EF STEQ 1702/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1707/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 291440529 t fired, 40356048 attempts, .
73 EF STEQ 1707/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1712/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 292278168 t fired, 40472241 attempts, .
73 EF STEQ 1712/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1717/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 293151576 t fired, 40593248 attempts, .
73 EF STEQ 1717/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1722/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 294025173 t fired, 40714063 attempts, .
73 EF STEQ 1722/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1727/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 294898592 t fired, 40834923 attempts, .
73 EF STEQ 1727/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1732/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 295772511 t fired, 40955831 attempts, .
73 EF STEQ 1732/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1737/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 296646692 t fired, 41076770 attempts, .
73 EF STEQ 1737/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1742/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 297520392 t fired, 41197541 attempts, .
73 EF STEQ 1742/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1747/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 298393713 t fired, 41317992 attempts, .
73 EF STEQ 1747/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1752/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 299267024 t fired, 41438876 attempts, .
73 EF STEQ 1752/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1757/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 300140720 t fired, 41559757 attempts, .
73 EF STEQ 1757/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1762/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 301013987 t fired, 41680781 attempts, .
73 EF STEQ 1762/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1767/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 301820422 t fired, 41792389 attempts, .
73 EF STEQ 1767/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1772/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 302662539 t fired, 41909044 attempts, .
73 EF STEQ 1772/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1777/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 303536480 t fired, 42029984 attempts, .
73 EF STEQ 1777/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1782/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 304351000 t fired, 42142727 attempts, .
73 EF STEQ 1782/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1787/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 305185882 t fired, 42258362 attempts, .
73 EF STEQ 1787/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1792/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 306054868 t fired, 42378492 attempts, .
73 EF STEQ 1792/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1797/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 306878463 t fired, 42492358 attempts, .
73 EF STEQ 1797/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1802/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 307734576 t fired, 42611055 attempts, .
73 EF STEQ 1802/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1807/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 308593983 t fired, 42730256 attempts, .
73 EF STEQ 1807/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1812/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 309408396 t fired, 42842891 attempts, .
73 EF STEQ 1812/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1817/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 310249046 t fired, 42959392 attempts, .
73 EF STEQ 1817/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1822/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 311046963 t fired, 43069831 attempts, .
73 EF STEQ 1822/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1827/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 311888768 t fired, 43186214 attempts, .
73 EF STEQ 1827/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1832/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 312703154 t fired, 43299108 attempts, .
73 EF STEQ 1832/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1837/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 313545462 t fired, 43415913 attempts, .
73 EF STEQ 1837/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1842/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 314419893 t fired, 43536969 attempts, .
73 EF STEQ 1842/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1847/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 315221606 t fired, 43648327 attempts, .
73 EF STEQ 1847/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1852/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 316062627 t fired, 43765061 attempts, .
73 EF STEQ 1852/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1857/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 316933457 t fired, 43885600 attempts, .
73 EF STEQ 1857/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1862/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 317806051 t fired, 44006431 attempts, .
73 EF STEQ 1862/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1867/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 318593686 t fired, 44115682 attempts, .
73 EF STEQ 1867/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1872/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 319446482 t fired, 44233615 attempts, .
73 EF STEQ 1872/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1877/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 320279576 t fired, 44349002 attempts, .
73 EF STEQ 1877/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1882/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 321151602 t fired, 44469462 attempts, .
73 EF STEQ 1882/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1887/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 321993384 t fired, 44586099 attempts, .
73 EF STEQ 1887/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1892/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 322802653 t fired, 44698146 attempts, .
73 EF STEQ 1892/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1897/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 323637220 t fired, 44813723 attempts, .
73 EF STEQ 1897/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1902/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 324505147 t fired, 44934012 attempts, .
73 EF STEQ 1902/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1907/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 325378165 t fired, 45055018 attempts, .
73 EF STEQ 1907/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1912/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 326250878 t fired, 45175795 attempts, .
73 EF STEQ 1912/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1917/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 327124298 t fired, 45296431 attempts, .
73 EF STEQ 1917/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1922/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 327997481 t fired, 45417180 attempts, .
73 EF STEQ 1922/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1927/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 328870313 t fired, 45537894 attempts, .
73 EF STEQ 1927/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1932/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 329743185 t fired, 45658629 attempts, .
73 EF STEQ 1932/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1937/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 330616229 t fired, 45779075 attempts, .
73 EF STEQ 1937/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1942/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 331488235 t fired, 45899727 attempts, .
73 EF STEQ 1942/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1947/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 332360605 t fired, 46020644 attempts, .
73 EF STEQ 1947/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1952/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 333232190 t fired, 46140844 attempts, .
73 EF STEQ 1952/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1957/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 334104660 t fired, 46261405 attempts, .
73 EF STEQ 1957/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1962/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 334976931 t fired, 46382162 attempts, .
73 EF STEQ 1962/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1967/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 335849802 t fired, 46502914 attempts, .
73 EF STEQ 1967/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1972/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 336721650 t fired, 46623561 attempts, .
73 EF STEQ 1972/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1977/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 337594953 t fired, 46744786 attempts, .
73 EF STEQ 1977/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1982/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 338468501 t fired, 46865798 attempts, .
73 EF STEQ 1982/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1987/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 339341055 t fired, 46986705 attempts, .
73 EF STEQ 1987/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1992/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 340214126 t fired, 47107098 attempts, .
73 EF STEQ 1992/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 1997/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 341086810 t fired, 47227754 attempts, .
73 EF STEQ 1997/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2002/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 341955775 t fired, 47348128 attempts, .
73 EF STEQ 2002/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2007/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 342737824 t fired, 47456364 attempts, .
73 EF STEQ 2007/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2012/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 343580489 t fired, 47572961 attempts, .
73 EF STEQ 2012/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2017/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 344454380 t fired, 47694056 attempts, .
73 EF STEQ 2017/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2022/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 345279652 t fired, 47808143 attempts, .
73 EF STEQ 2022/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2027/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 345899956 t fired, 47893918 attempts, .
73 EF STEQ 2027/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2032/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 346705313 t fired, 48005339 attempts, .
73 EF STEQ 2032/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2037/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 347578258 t fired, 48126303 attempts, .
73 EF STEQ 2037/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2042/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 348410306 t fired, 48241890 attempts, .
73 EF STEQ 2042/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2047/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 349258696 t fired, 48359271 attempts, .
73 EF STEQ 2047/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2052/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 350064242 t fired, 48470692 attempts, .
73 EF STEQ 2052/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2057/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 350937993 t fired, 48591952 attempts, .
73 EF STEQ 2057/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2062/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 351811434 t fired, 48712748 attempts, .
73 EF STEQ 2062/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2067/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 352684464 t fired, 48833487 attempts, .
73 EF STEQ 2067/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2072/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 353557208 t fired, 48954341 attempts, .
73 EF STEQ 2072/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2077/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 354430257 t fired, 49074986 attempts, .
73 EF STEQ 2077/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2082/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 355303550 t fired, 49195548 attempts, .
73 EF STEQ 2082/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2087/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 356177090 t fired, 49316533 attempts, .
73 EF STEQ 2087/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2092/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 357050666 t fired, 49437705 attempts, .
73 EF STEQ 2092/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2097/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 357924609 t fired, 49558624 attempts, .
73 EF STEQ 2097/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2102/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 358798101 t fired, 49679626 attempts, .
73 EF STEQ 2102/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2107/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 359672239 t fired, 49800814 attempts, .
73 EF STEQ 2107/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2112/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 360545485 t fired, 49921967 attempts, .
73 EF STEQ 2112/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2117/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 361418385 t fired, 50042608 attempts, .
73 EF STEQ 2117/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2122/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 362291291 t fired, 50163331 attempts, .
73 EF STEQ 2122/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2127/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 363163044 t fired, 50283879 attempts, .
73 EF STEQ 2127/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2132/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 364035569 t fired, 50404858 attempts, .
73 EF STEQ 2132/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2137/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 364909054 t fired, 50525743 attempts, .
73 EF STEQ 2137/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2142/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 365781817 t fired, 50646286 attempts, .
73 EF STEQ 2142/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2147/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 366598910 t fired, 50759309 attempts, .
73 EF STEQ 2147/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2152/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 367400417 t fired, 50869731 attempts, .
73 EF STEQ 2152/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2157/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 368252757 t fired, 50987594 attempts, .
73 EF STEQ 2157/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2162/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 369067795 t fired, 51100649 attempts, .
73 EF STEQ 2162/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2167/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 369859168 t fired, 51210012 attempts, .
73 EF STEQ 2167/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2172/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 370685525 t fired, 51324522 attempts, .
73 EF STEQ 2172/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2177/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 371484606 t fired, 51435312 attempts, .
73 EF STEQ 2177/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2182/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 372284007 t fired, 51546002 attempts, .
73 EF STEQ 2182/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2187/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 373083126 t fired, 51656697 attempts, .
73 EF STEQ 2187/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2192/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 373888595 t fired, 51768123 attempts, .
73 EF STEQ 2192/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2197/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 374743410 t fired, 51886591 attempts, .
73 EF STEQ 2197/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2202/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 375594782 t fired, 52004192 attempts, .
73 EF STEQ 2202/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2207/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 376467383 t fired, 52125175 attempts, .
73 EF STEQ 2207/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2212/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 377339255 t fired, 52245777 attempts, .
73 EF STEQ 2212/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2217/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 378212434 t fired, 52366811 attempts, .
73 EF STEQ 2217/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2222/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 379085007 t fired, 52487324 attempts, .
73 EF STEQ 2222/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2227/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 379957671 t fired, 52608246 attempts, .
73 EF STEQ 2227/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2232/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 380830955 t fired, 52729241 attempts, .
73 EF STEQ 2232/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2237/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 381704313 t fired, 52850358 attempts, .
73 EF STEQ 2237/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2242/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 382577779 t fired, 52971299 attempts, .
73 EF STEQ 2242/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2248/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 383450930 t fired, 53092544 attempts, .
73 EF STEQ 2248/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2253/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 384324221 t fired, 53213474 attempts, .
73 EF STEQ 2253/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2258/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 385196254 t fired, 53333971 attempts, .
73 EF STEQ 2258/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2263/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 386069132 t fired, 53454924 attempts, .
73 EF STEQ 2263/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2268/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 386942262 t fired, 53575618 attempts, .
73 EF STEQ 2268/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2273/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 387814782 t fired, 53696475 attempts, .
73 EF STEQ 2273/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2278/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 388687084 t fired, 53817266 attempts, .
73 EF STEQ 2278/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2283/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 389559916 t fired, 53937953 attempts, .
73 EF STEQ 2283/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2288/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 390433157 t fired, 54058879 attempts, .
73 EF STEQ 2288/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2293/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 391306012 t fired, 54179751 attempts, .
73 EF STEQ 2293/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2298/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 392179533 t fired, 54300618 attempts, .
73 EF STEQ 2298/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2303/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 393052444 t fired, 54421364 attempts, .
73 EF STEQ 2303/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2308/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 393925517 t fired, 54542015 attempts, .
73 EF STEQ 2308/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2313/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 394798409 t fired, 54662868 attempts, .
73 EF STEQ 2313/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2318/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 395671375 t fired, 54783676 attempts, .
73 EF STEQ 2318/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2323/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 396544584 t fired, 54904954 attempts, .
73 EF STEQ 2323/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2328/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 397417530 t fired, 55025995 attempts, .
73 EF STEQ 2328/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2333/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 398290394 t fired, 55146815 attempts, .
73 EF STEQ 2333/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2338/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 399163819 t fired, 55267885 attempts, .
73 EF STEQ 2338/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2343/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 400036657 t fired, 55388771 attempts, .
73 EF STEQ 2343/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2348/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 400909010 t fired, 55509403 attempts, .
73 EF STEQ 2348/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2353/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 401781777 t fired, 55630166 attempts, .
73 EF STEQ 2353/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2358/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 402655001 t fired, 55751282 attempts, .
73 EF STEQ 2358/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2363/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 403527250 t fired, 55871733 attempts, .
73 EF STEQ 2363/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2368/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 404385316 t fired, 55990651 attempts, .
73 EF STEQ 2368/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2373/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 405190966 t fired, 56102244 attempts, .
73 EF STEQ 2373/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2378/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 406040692 t fired, 56219981 attempts, .
73 EF STEQ 2378/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2383/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 406912611 t fired, 56341168 attempts, .
73 EF STEQ 2383/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2388/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 407727459 t fired, 56453998 attempts, .
73 EF STEQ 2388/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2393/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 408561662 t fired, 56569389 attempts, .
73 EF STEQ 2393/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2398/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 409377594 t fired, 56682227 attempts, .
73 EF STEQ 2398/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2403/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 410250333 t fired, 56803455 attempts, .
73 EF STEQ 2403/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2408/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 411037514 t fired, 56912415 attempts, .
73 EF STEQ 2408/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2413/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 411853839 t fired, 57025244 attempts, .
73 EF STEQ 2413/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2418/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 412679639 t fired, 57139378 attempts, .
73 EF STEQ 2418/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2423/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 413530624 t fired, 57257213 attempts, .
73 EF STEQ 2423/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2428/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 414389777 t fired, 57376347 attempts, .
73 EF STEQ 2428/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2433/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 415184753 t fired, 57486253 attempts, .
73 EF STEQ 2433/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2438/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 416019368 t fired, 57601548 attempts, .
73 EF STEQ 2438/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2443/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 416892833 t fired, 57722693 attempts, .
73 EF STEQ 2443/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2448/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 417765115 t fired, 57843253 attempts, .
73 EF STEQ 2448/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2453/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 418636489 t fired, 57963580 attempts, .
73 EF STEQ 2453/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2458/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 419508096 t fired, 58084141 attempts, .
73 EF STEQ 2458/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2477 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2463/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 420380523 t fired, 58204920 attempts, .
73 EF STEQ 2463/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2482 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2468/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 421252198 t fired, 58325475 attempts, .
73 EF STEQ 2468/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2487 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2473/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 422124449 t fired, 58446329 attempts, .
73 EF STEQ 2473/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2492 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2478/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 422997403 t fired, 58567438 attempts, .
73 EF STEQ 2478/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2497 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2483/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 423869996 t fired, 58688179 attempts, .
73 EF STEQ 2483/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2502 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2488/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 424742754 t fired, 58808696 attempts, .
73 EF STEQ 2488/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2507 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2493/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 425615680 t fired, 58929571 attempts, .
73 EF STEQ 2493/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2512 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2498/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 426488468 t fired, 59050142 attempts, .
73 EF STEQ 2498/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2517 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-04: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-06: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-08: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-13: EF true state equation
SieveSingleMsgMbox-PT-d1m64-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m64-CTLFireability-07: DISJ 0 0 0 0 3 0 1 6
SieveSingleMsgMbox-PT-d1m64-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m64-CTLFireability-11: EF 0 0 2 0 4 0 1 1
SieveSingleMsgMbox-PT-d1m64-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF FNDP 2503/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 427360886 t fired, 59170559 attempts, .
73 EF STEQ 2503/3581 0/5 SieveSingleMsgMbox-PT-d1m64-CTLFireability-11 sara is running.
Time elapsed: 2522 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m64-CTLFireability-00: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m64-CTLFireability-02: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m64-CTLFireability-03: CTL false CTL model checker
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SieveSingleMsgMbox-PT-d1m64"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is SieveSingleMsgMbox-PT-d1m64, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r422-tajo-167905976000434"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SieveSingleMsgMbox-PT-d1m64.tgz
mv SieveSingleMsgMbox-PT-d1m64 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;