fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r422-tajo-167905975800306
Last Updated
May 14, 2023

About the Execution of LoLA for ShieldRVt-PT-040A

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16209.611 137127.00 669398.00 6740.40 ?????F???T?????? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r422-tajo-167905975800306.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is ShieldRVt-PT-040A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r422-tajo-167905975800306
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 528K
-rw-r--r-- 1 mcc users 7.3K Feb 26 00:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Feb 26 00:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 23:27 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 25 23:27 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 17:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 00:30 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Feb 26 00:30 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 26 00:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 26 00:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 109K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-00
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-01
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-02
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-03
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-04
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-05
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-06
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-07
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-08
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-09
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-10
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-11
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-12
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-13
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-14
FORMULA_NAME ShieldRVt-PT-040A-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679218427850

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldRVt-PT-040A
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT ShieldRVt-PT-040A
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA ShieldRVt-PT-040A-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldRVt-PT-040A-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679218564977

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 ShieldRVt-PT-040A-CTLFireability-00
lola: time limit : 149 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type FNDP) for 39 ShieldRVt-PT-040A-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 61 (type EQUN) for 39 ShieldRVt-PT-040A-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 63 (type SRCH) for 39 ShieldRVt-PT-040A-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 63 (type SRCH) for ShieldRVt-PT-040A-CTLFireability-09
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 60 (type FNDP) for ShieldRVt-PT-040A-CTLFireability-09
lola: result : true
lola: fired transitions : 17
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 61 (type EQUN) for ShieldRVt-PT-040A-CTLFireability-09 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 65 (type FNDP) for 23 ShieldRVt-PT-040A-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 66 (type EQUN) for 23 ShieldRVt-PT-040A-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SRCH) for 23 ShieldRVt-PT-040A-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/CTLFireability-61.sara.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 65 (type FNDP) for ShieldRVt-PT-040A-CTLFireability-05
lola: result : true
lola: fired transitions : 4675
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 66 (type EQUN) for ShieldRVt-PT-040A-CTLFireability-05 (obsolete)
lola: CANCELED task # 68 (type SRCH) for ShieldRVt-PT-040A-CTLFireability-05 (obsolete)
lola: FINISHED task # 68 (type SRCH) for ShieldRVt-PT-040A-CTLFireability-05
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
sara: try reading problem file /home/mcc/execution/CTLFireability-66.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 66 (type EQUN) for ShieldRVt-PT-040A-CTLFireability-05
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 4/211 15/32 ShieldRVt-PT-040A-CTLFireability-00 3091352 m, 618270 m/sec, 3375050 t fired, .

Time elapsed: 7 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 9/211 30/32 ShieldRVt-PT-040A-CTLFireability-00 6315481 m, 644825 m/sec, 6893988 t fired, .

Time elapsed: 12 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for ShieldRVt-PT-040A-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 17 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 ShieldRVt-PT-040A-CTLFireability-15
lola: time limit : 223 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 5/223 7/32 ShieldRVt-PT-040A-CTLFireability-15 1230713 m, 246142 m/sec, 1352894 t fired, .

Time elapsed: 22 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 10/223 13/32 ShieldRVt-PT-040A-CTLFireability-15 2582669 m, 270391 m/sec, 2839088 t fired, .

Time elapsed: 27 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 15/223 20/32 ShieldRVt-PT-040A-CTLFireability-15 3848455 m, 253157 m/sec, 4230578 t fired, .

Time elapsed: 32 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 20/223 26/32 ShieldRVt-PT-040A-CTLFireability-15 5099395 m, 250188 m/sec, 5605784 t fired, .

Time elapsed: 37 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 25/223 32/32 ShieldRVt-PT-040A-CTLFireability-15 6334129 m, 246946 m/sec, 6963172 t fired, .

Time elapsed: 42 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 58 (type EXCL) for ShieldRVt-PT-040A-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 47 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 55 (type EXCL) for 54 ShieldRVt-PT-040A-CTLFireability-14
lola: time limit : 236 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 5/236 14/32 ShieldRVt-PT-040A-CTLFireability-14 2724205 m, 544841 m/sec, 2995068 t fired, .

Time elapsed: 52 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 10/236 28/32 ShieldRVt-PT-040A-CTLFireability-14 5384254 m, 532009 m/sec, 5919261 t fired, .

Time elapsed: 57 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 55 (type EXCL) for ShieldRVt-PT-040A-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 52 (type EXCL) for 51 ShieldRVt-PT-040A-CTLFireability-13
lola: time limit : 252 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 5/252 14/32 ShieldRVt-PT-040A-CTLFireability-13 2612474 m, 522494 m/sec, 2871854 t fired, .

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 10/252 27/32 ShieldRVt-PT-040A-CTLFireability-13 5281220 m, 533749 m/sec, 5806334 t fired, .

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 52 (type EXCL) for ShieldRVt-PT-040A-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 ShieldRVt-PT-040A-CTLFireability-11
lola: time limit : 271 sec
lola: memory limit: 32 pages
sara: warning, failure of lp_solve (at job 993)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 6/271 12/32 ShieldRVt-PT-040A-CTLFireability-11 2217653 m, 443530 m/sec, 4655482 t fired, .

Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 11/271 16/32 ShieldRVt-PT-040A-CTLFireability-11 3147960 m, 186061 m/sec, 6608474 t fired, .

Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 16/271 21/32 ShieldRVt-PT-040A-CTLFireability-11 4014695 m, 173347 m/sec, 8428006 t fired, .

Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 21/271 26/32 ShieldRVt-PT-040A-CTLFireability-11 4997806 m, 196622 m/sec, 10491851 t fired, .

Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 26/271 30/32 ShieldRVt-PT-040A-CTLFireability-11 5958325 m, 192103 m/sec, 12508276 t fired, .

Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for ShieldRVt-PT-040A-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 ShieldRVt-PT-040A-CTLFireability-10
lola: time limit : 291 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/291 8/32 ShieldRVt-PT-040A-CTLFireability-10 1748264 m, 349652 m/sec, 3925546 t fired, .

Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/291 15/32 ShieldRVt-PT-040A-CTLFireability-10 3564534 m, 363254 m/sec, 8003598 t fired, .

Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/291 24/32 ShieldRVt-PT-040A-CTLFireability-10 5699355 m, 426964 m/sec, 12797126 t fired, .

Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for ShieldRVt-PT-040A-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
ShieldRVt-PT-040A-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldRVt-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-03: DISJ 0 3 0 0 3 0 0 0
ShieldRVt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-07: CONJ 0 2 0 0 2 0 0 0
ShieldRVt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldRVt-PT-040A-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ShieldRVt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 ShieldRVt-PT-040A-CTLFireability-08
lola: time limit : 315 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldRVt-PT-040A-CTLFireability-05: AG false findpath
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 374 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldRVt-PT-040A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is ShieldRVt-PT-040A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r422-tajo-167905975800306"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldRVt-PT-040A.tgz
mv ShieldRVt-PT-040A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;