Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r417-tajo-167905972300417.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..................
=====================================================================
Generated by BenchKit 2-5348
Executing tool marcie
Input is SieveSingleMsgMbox-PT-d1m18, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 1
Run identifier is r417-tajo-167905972300417
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 928K
-rw-r--r-- 1 mcc users 6.3K Feb 26 10:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 26 10:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Feb 26 10:31 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 26 10:31 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 10:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 26 10:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 26 10:33 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 122K Feb 26 10:33 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 17:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 450K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-00
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-01
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-02
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-03
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-04
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-05
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-06
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-07
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-08
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-09
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-10
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-11
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-12
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-13
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-14
FORMULA_NAME SieveSingleMsgMbox-PT-d1m18-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1679072460090

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=marcie
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SieveSingleMsgMbox-PT-d1m18
Not applying reductions.
Model is PT
CTLCardinality PT
timeout --kill-after=10s --signal=SIGINT 1m for testing only

Marcie built on Linux at 2019-11-18.
A model checker for Generalized Stochastic Petri nets

authors: Alex Tovchigrechko (IDD package and CTL model checking)

Martin Schwarick (Symbolic numerical analysis and CSL model checking)

Christian Rohr (Simulative and approximative numerical model checking)

marcie@informatik.tu-cottbus.de

called as: /home/mcc/BenchKit/bin//../marcie/bin/marcie --net-file=model.pnml --mcc-file=CTLCardinality.xml --memory=6 --mcc-mode

parse successfull
net created successfully

Net: SieveSingleMsgMbox_PT_d1m18
(NrP: 1295 NrTr: 749 NrArc: 2996)

parse formulas
formulas created successfully
place and transition orderings generation:0m 0.104sec

net check time: 0m 0.000sec

init dd package: 0m 3.364sec


before gc: list nodes free: 338434

after gc: idd nodes used:124002, unused:63875998; list nodes free:370418296

before gc: list nodes free: 1345576

after gc: idd nodes used:147398, unused:63852602; list nodes free:435181241
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16394036 kB
MemFree: 3974220 kB
After kill :
MemTotal: 16394036 kB
MemFree: 16180580 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

check for maximal unmarked siphon
found
The net has a maximal unmarked siphon:
l744
l745
l746
l747
l748
l749
l750
l751
l731
l732
l733
l734
l972
l973
l974
l975
l976
l977
l978
l979
l980
l981
l982
l701
l735
l736
l737
l738
l858
l859
l860
l861
l862
l863
l864
l865
l866
l867
l868
l869
l870
l871
l872
l873
l874
l875
l876
l877
l878
l879
l880
l881
l882
l883
l884
l885
l886
l887
l888
l889
l890
l891
l892
l893
l894
l895
l896
l897
l898
l899
l900
l901
l902
l903
l904
l905
l906
l907
l908
l909
l910
l911
l912
l913
l914
l923
l924
l925
l926
l927
l928
l929
l930
l931
l932
l933
l934
l935
l936
l937
l938
l702
l703
l1089
l1090
l1091
l1092
l1093
l1094
l1095
l1096
l1097
l1098
l1099
l1100
l1101
l1102
l1103
l1104
l1105
l1106
l1107
l1108
l1109
l1110
l1111
l1112
l1113
l1114
l1115
l1116
l1117
l1118
l1119
l1120
l1121
l1122
l1123
l1124
l1125
l1126
l1127
l1128
l1129
l1130
l1131
l1132
l1133
l1134
l1135
l1136
l1137
l1138
l1139
l1140
l1141
l1142
l1143
l1144
l1145
l1146
l1147
l1148
l1149
l1150
l769
l770
l771
l772
l773
l774
l775
l776
l777
l778
l779
l780
l781
l782
l783
l784
l785
l786
l787
l788
l789
l790
l791
l792
l793
l794
l795
l796
l983
l984
l985
l986
l987
l988
l989
l990
l991
l992
l993
l994
l995
l996
l997
l998
l999
l1000
l1001
l1002
l1003
l1004
l1005
l1006
l1007
l1008
l1009
l1010
l1011
l1012
l1013
l1014
l1015
l1016
l1018
l1019
l1021
l1022
l1024
l1025
l1027
l1028
l1030
l1031
l739
l740
l741
l742
l743
l1151
l1152
l1153
l1154
l1155
l1156
l1157
l1158
l1159
l1160
l1161
l1162
l1163
l1164
l1165
l1166
l1167
l1168
l1169
l1170
l1171
l1172
l1173
l1174
l1175
l1176
l1177
l1178
l1179
l1180
l1181
l1182
l1183
l1184
l1185
l1210
l760
l761
l762
l763
l764
l765
l766
l767
l768
l752
l753
l754
l755
l756
l757
l758
l759
l727
l728
l729
l730
l723
l724
l725
l726
l719
l720
l721
l722
l715
l716
l717
l718
l706
l707
l712
l713
l714
l704
l705
l710
l711
l700
l1033
l1034
l1036
l1037
l1039
l1040
l1042
l1043
l1045
l1046
l1048
l1049
l1051
l1052
l1054
l1055
l1057
l1058
l1060
l1061
l1063
l1064
l1065
l1066
l1067
l1068
l1069
l1070
l1071
l1072
l1073
l1074
l1075
l1076
l1077
l1078
l1079
l1080
l1081
l1082
l1083
l1084
l1085
l1086
l1087
l1088
l175
l708
l709
l395
l505
l616
l676
l687
l12
l23
l45
l55
l78
l89
l110
l143
l176
l187
l198
l209
l220
l231
l242
l253
l264
l275
l286
l297
l319
l330
l341
l695
l373
l384
l396
l407
l418
l429
l439
l450
l461
l472
l483
l494
l506
l517
l528
l539
l550
l561
l572
l583
l594
l605
l617
l628
l639
l650
l661
l671
l672
l673
l674
l675
l677
l678
l679
l680
l681
l682
l683
l684
l685
l686
l688
l689
l690
l691
l692
l693
l694
l69
l696
l697
l2
l4
l6
l7
l8
l9
l10
l11
l13
l14
l15
l16
l17
l18
l19
l20
l21
l22
l26
l27
l30
l31
l32
l36
l37
l40
l41
l42
l43
l44
l698
l46
l47
l48
l49
l50
l51
l52
l53
l54
l56
l57
l58
l59
l60
l61
l62
l63
l64
l296
l298
l299
l300
l301
l302
l303
l74
l76
l79
l80
l81
l82
l83
l84
l85
l86
l87
l88
l90
l91
l92
l93
l94
l95
l96
l97
l98
l99
l100
l101
l102
l103
l104
l105
l106
l107
l108
l109
l111
l112
l113
l118
l123
l128
l133
l134
l135
l136
l137
l138
l139
l140
l141
l142
l144
l145
l146
l147
l148
l158
l160
l168
l170
l171
l172
l173
l699
l174
l177
l178
l179
l180
l181
l182
l183
l184
l185
l186
l188
l194
l195
l197
l200
l201
l203
l204
l205
l206
l207
l208
l210
l211
l212
l217
l218
l219
l226
l227
l228
l229
l230
l232
l233
l234
l235
l236
l237
l238
l239
l240
l241
l243
l244
l245
l246
l247
l248
l249
l250
l251
l252
l254
l255
l256
l257
l258
l259
l260
l261
l262
l263
l265
l266
l267
l268
l269
l270
l271
l272
l273
l274
l276
l277
l278
l279
l280
l281
l282
l283
l284
l285
l287
l288
l289
l290
l291
l292
l293
l294
l295
l797
l798
l799
l800
l801
l802
l803
l804
l805
l806
l807
l808
l809
l810
l811
l812
l813
l814
l815
l816
l817
l818
l819
l820
l821
l822
l823
l824
l825
l826
l827
l828
l829
l830
l831
l832
l833
l834
l835
l836
l837
l838
l839
l840
l841
l842
l843
l844
l845
l846
l847
l848
l849
l850
l851
l852
l853
l854
l855
l856
l857
l304
l305
l306
l307
l309
l312
l315
l321
l322
l323
l324
l325
l326
l327
l328
l329
l331
l332
l333
l334
l335
l336
l337
l338
l339
l340
l342
l343
l344
l345
l346
l347
l348
l349
l361
l362
l363
l364
l365
l366
l367
l368
l369
l370
l371
l372
l374
l375
l376
l377
l378
l379
l380
l381
l382
l383
l385
l386
l387
l388
l389
l390
l391
l392
l393
l394
l397
l398
l399
l400
l401
l402
l403
l404
l405
l406
l408
l409
l410
l411
l412
l413
l414
l415
l416
l417
l419
l420
l421
l422
l423
l424
l425
l426
l427
l428
l430
l431
l432
l433
l434
l435
l436
l437
l438
l440
l441
l442
l443
l444
l445
l446
l447
l448
l449
l451
l452
l453
l454
l455
l456
l457
l458
l459
l460
l462
l463
l464
l465
l466
l467
l468
l469
l470
l471
l473
l474
l475
l476
l477
l478
l479
l480
l481
l482
l484
l485
l486
l487
l488
l489
l490
l491
l492
l493
l495
l496
l497
l498
l499
l500
l501
l502
l503
l504
l507
l508
l509
l510
l511
l512
l513
l514
l515
l516
l518
l519
l520
l521
l522
l523
l524
l525
l526
l527
l529
l530
l531
l532
l533
l534
l535
l536
l537
l538
l540
l541
l542
l543
l544
l545
l546
l547
l548
l549
l551
l552
l553
l554
l555
l556
l557
l558
l559
l560
l562
l563
l564
l565
l566
l567
l568
l569
l570
l571
l573
l574
l575
l576
l577
l578
l579
l580
l581
l582
l584
l585
l586
l587
l588
l589
l590
l591
l592
l593
l595
l596
l597
l598
l599
l600
l601
l602
l603
l604
l606
l607
l608
l609
l610
l611
l612
l613
l614
l615
l618
l619
l620
l621
l622
l623
l624
l625
l626
l627
l629
l630
l631
l632
l633
l634
l635
l636
l637
l638
l640
l641
l642
l643
l644
l645
l646
l647
l648
l649
l651
l652
l653
l654
l655
l656
l657
l658
l659
l660
l662
l663
l664
l665
l666
l667
l668
l669
l670

The net has transition(s) that can never fire:


check for constant places
l2
l4
l6
l7
l8
l9
l10
l11
l12
l13
l14
l15
l16
l17
l18
l19
l20
l21
l22
l23
l26
l27
l30
l31
l32
l36
l37
l40
l41
l42
l43
l44
l45
l46
l47
l48
l49
l50
l51
l52
l53
l54
l55
l56
l57
l58
l59
l60
l61
l62
l63
l64
l69
l74
l76
l78
l79
l80
l81
l82
l83
l84
l85
l86
l87
l88
l89
l90
l91
l92
l93
l94
l95
l96
l97
l98
l99
l100
l101
l102
l103
l104
l105
l106
l107
l108
l109
l110
l111
l112
l113
l118
l123
l128
l133
l134
l135
l136
l137
l138
l139
l140
l141
l142
l143
l144
l145
l146
l147
l148
l158
l160
l168
l170
l171
l172
l173
l174
l175
l176
l177
l178
l179
l180
l181
l182
l183
l184
l185
l186
l187
l188
l194
l195
l197
l198
l200
l201
l203
l204
l205
l206
l207
l208
l209
l210
l211
l212
l217
l218
l219
l220
l226
l227
l228
l229
l230
l231
l232
l233
l234
l235
l236
l237
l238
l239
l240
l241
l242
l243
l244
l245
l246
l247
l248
l249
l250
l251
l252
l253
l254
l255
l256
l257
l258
l259
l260
l261
l262
l263
l264
l265
l266
l267
l268
l269
l270
l271
l272
l273
l274
l275
l276
l277
l278
l279
l280
l281
l282
l283
l284
l285
l286
l287
l288
l289
l290
l291
l292
l293
l294
l295
l296
l297
l298
l299
l300
l301
l302
l303
l304
l305
l306
l307
l309
l312
l315
l319
l321
l322
l323
l324
l325
l326
l327
l328
l329
l330
l331
l332
l333
l334
l335
l336
l337
l338
l339
l340
l341
l342
l343
l344
l345
l346
l347
l348
l349
l361
l362
l363
l364
l365
l366
l367
l368
l369
l370
l371
l372
l373
l374
l375
l376
l377
l378
l379
l380
l381
l382
l383
l384
l385
l386
l387
l388
l389
l390
l391
l392
l393
l394
l395
l396
l397
l398
l399
l400
l401
l402
l403
l404
l405
l406
l407
l408
l409
l410
l411
l412
l413
l414
l415
l416
l417
l418
l419
l420
l421
l422
l423
l424
l425
l426
l427
l428
l429
l430
l431
l432
l433
l434
l435
l436
l437
l438
l439
l440
l441
l442
l443
l444
l445
l446
l447
l448
l449
l450
l451
l452
l453
l454
l455
l456
l457
l458
l459
l460
l461
l462
l463
l464
l465
l466
l467
l468
l469
l470
l471
l472
l473
l474
l475
l476
l477
l478
l479
l480
l481
l482
l483
l484
l485
l486
l487
l488
l489
l490
l491
l492
l493
l494
l495
l496
l497
l498
l499
l500
l501
l502
l503
l504
l505
l506
l507
l508
l509
l510
l511
l512
l513
l514
l515
l516
l517
l518
l519
l520
l521
l522
l523
l524
l525
l526
l527
l528
l529
l530
l531
l532
l533
l534
l535
l536
l537
l538
l539
l540
l541
l542
l543
l544
l545
l546
l547
l548
l549
l550
l551
l552
l553
l554
l555
l556
l557
l558
l559
l560
l561
l562
l563
l564
l565
l566
l567
l568
l569
l570
l571
l572
l573
l574
l575
l576
l577
l578
l579
l580
l581
l582
l583
l584
l585
l586
l587
l588
l589
l590
l591
l592
l593
l594
l595
l596
l597
l598
l599
l600
l601
l602
l603
l604
l605
l606
l607
l608
l609
l610
l611
l612
l613
l614
l615
l616
l617
l618
l619
l620
l621
l622
l623
l624
l625
l626
l627
l628
l629
l630
l631
l632
l633
l634
l635
l636
l637
l638
l639
l640
l641
l642
l643
l644
l645
l646
l647
l648
l649
l650
l651
l652
l653
l654
l655
l656
l657
l658
l659
l660
l661
l662
l663
l664
l665
l666
l667
l668
l669
l670
l671
l672
l673
l674
l675
l676
l677
l678
l679
l680
l681
l682
l683
l684
l685
l686
l687
l688
l689
l690
l691
l692
l693
l694
l695
l696
l697
l698
l699
l700
l701
l702
l703
l704
l705
l706
l707
l708
l709
l710
l711
l712
l713
l714
l715
l716
l717
l718
l719
l720
l721
l722
l723
l724
l725
l726
l727
l728
l729
l730
l731
l732
l733
l734
l735
l736
l737
l738
l739
l740
l741
l742
l743
l744
l745
l746
l747
l748
l749
l750
l751
l752
l753
l754
l755
l756
l757
l758
l759
l760
l761
l762
l763
l764
l765
l766
l767
l768
l769
l770
l771
l772
l773
l774
l775
l776
l777
l778
l779
l780
l781
l782
l783
l784
l785
l786
l787
l788
l789
l790
l791
l792
l793
l794
l795
l796
l797
l798
l799
l800
l801
l802
l803
l804
l805
l806
l807
l808
l809
l810
l811
l812
l813
l814
l815
l816
l817
l818
l819
l820
l821
l822
l823
l824
l825
l826
l827
l828
l829
l830
l831
l832
l833
l834
l835
l836
l837
l838
l839
l840
l841
l842
l843
l844
l845
l846
l847
l848
l849
l850
l851
l852
l853
l854
l855
l856
l857
l858
l859
l860
l861
l862
l863
l864
l865
l866
l867
l868
l869
l870
l871
l872
l873
l874
l875
l876
l877
l878
l879
l880
l881
l882
l883
l884
l885
l886
l887
l888
l889
l890
l891
l892
l893
l894
l895
l896
l897
l898
l899
l900
l901
l902
l903
l904
l905
l906
l907
l908
l909
l910
l911
l912
l913
l914
l923
l924
l925
l926
l927
l928
l929
l930
l931
l932
l933
l934
l935
l936
l937
l938
l972
l973
l974
l975
l976
l977
l978
l979
l980
l981
l982
l983
l984
l985
l986
l987
l988
l989
l990
l991
l992
l993
l994
l995
l996
l997
l998
l999
l1000
l1001
l1002
l1003
l1004
l1005
l1006
l1007
l1008
l1009
l1010
l1011
l1012
l1013
l1014
l1015
l1016
l1018
l1019
l1021
l1022
l1024
l1025
l1027
l1028
l1030
l1031
l1033
l1034
l1036
l1037
l1039
l1040
l1042
l1043
l1045
l1046
l1048
l1049
l1051
l1052
l1054
l1055
l1057
l1058
l1060
l1061
l1063
l1064
l1065
l1066
l1067
l1068
l1069
l1070
l1071
l1072
l1073
l1074
l1075
l1076
l1077
l1078
l1079
l1080
l1081
l1082
l1083
l1084
l1085
l1086
l1087
l1088
l1089
l1090
l1091
l1092
l1093
l1094
l1095
l1096
l1097
l1098
l1099
l1100
l1101
l1102
l1103
l1104
l1105
l1106
l1107
l1108
l1109
l1110
l1111
l1112
l1113
l1114
l1115
l1116
l1117
l1118
l1119
l1120
l1121
l1122
l1123
l1124
l1125
l1126
l1127
l1128
l1129
l1130
l1131
l1132
l1133
l1134
l1135
l1136
l1137
l1138
l1139
l1140
l1141
l1142
l1143
l1144
l1145
l1146
l1147
l1148
l1149
l1150
l1151
l1152
l1153
l1154
l1155
l1156
l1157
l1158
l1159
l1160
l1161
l1162
l1163
l1164
l1165
l1166
l1167
l1168
l1169
l1170
l1171
l1172
l1173
l1174
l1175
l1176
l1177
l1178
l1179
l1180
l1181
l1182
l1183
l1184
l1185
l1210
found 1036 constant places
check if there are places and transitions
ok
check if there are transitions without pre-places
ok
check if at least one transition is enabled in m0
ok
check if there are transitions that can never fire
ok


initing FirstDep: 0m 0.000sec

9696 14454 17453 18733 17429 16987 21071 23392 22514 28908 30144 28763 28350 26860 24556 31273 33824 31765 41945 41924 39521 36864 35194 34315 40736 44965 41394 54636 56529 50649 46607 45058 44740 49875 54376 52570 68453 68882 60124 56254 51604 55805 62190 64967 67135 86413 87450 77033 72227 64916 73527 81463 80721 81719 100416 99736 88700 85871 76099 85294 93405 87989 104699 111309 106593 100783 88138 85587 98343 102150 96191 116894 124454 110987 108742 97462 92001 108055 114099 103564 130011 136935 121391 116537 105239 84380 113814 127153 112779 150121 150981 130005 120191 113605 98847 124240 132395 119403 166627 155518 138910 127734 122034 106752 125832 137971 125726 171377 171336 145003 133266 120066 97910 99743 103522 104752 104373 102911 100877 103370 105107 103441 111443 111767 109686 108076 103614 104187 106841 108371 109137 118715 119863 114325 112075 106746 108443 113160 112680 114447 124276 126095 118796 116013 109798 113594 118597 115782 125444 131938 130010 124111 119094 112052 118813 123491 119145 130485 135263 132711 129699 120671 116787 124539 127971 122142 139517 146702 136218 133606 123973 117766 127203 133933 125291 148257 152694 140709 137708 127233 104654 131240 139011

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SieveSingleMsgMbox-PT-d1m18"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="marcie"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool marcie"
echo " Input is SieveSingleMsgMbox-PT-d1m18, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 1"
echo " Run identifier is r417-tajo-167905972300417"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SieveSingleMsgMbox-PT-d1m18.tgz
mv SieveSingleMsgMbox-PT-d1m18 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;