Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r391-oct2-167903715600658.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ShieldPPPt-PT-040A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r391-oct2-167903715600658
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 744K
-rw-r--r-- 1 mcc users 8.6K Feb 25 21:10 CTLCardinality.txt
-rw-r--r-- 1 mcc users 99K Feb 25 21:10 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K Feb 25 21:02 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 25 21:02 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 17:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 21:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 137K Feb 25 21:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Feb 25 21:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 25 21:14 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 268K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-00
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-01
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-02
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-03
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-04
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-05
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-06
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-07
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-08
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-09
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-10
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-11
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-12
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-13
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-14
FORMULA_NAME ShieldPPPt-PT-040A-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679279730868

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldPPPt-PT-040A
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-20 02:35:33] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-20 02:35:33] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-20 02:35:33] [INFO ] Load time of PNML (sax parser for PT used): 276 ms
[2023-03-20 02:35:33] [INFO ] Transformed 1003 places.
[2023-03-20 02:35:33] [INFO ] Transformed 723 transitions.
[2023-03-20 02:35:33] [INFO ] Found NUPN structural information;
[2023-03-20 02:35:33] [INFO ] Parsed PT model containing 1003 places and 723 transitions and 2886 arcs in 458 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Support contains 160 out of 1003 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Applied a total of 0 rules in 76 ms. Remains 1003 /1003 variables (removed 0) and now considering 722/722 (removed 0) transitions.
// Phase 1: matrix 722 rows 1003 cols
[2023-03-20 02:35:34] [INFO ] Computed 441 place invariants in 15 ms
[2023-03-20 02:35:36] [INFO ] Implicit Places using invariants in 1937 ms returned []
[2023-03-20 02:35:36] [INFO ] Invariant cache hit.
[2023-03-20 02:35:37] [INFO ] Implicit Places using invariants and state equation in 1512 ms returned []
Implicit Place search using SMT with State Equation took 3479 ms to find 0 implicit places.
[2023-03-20 02:35:37] [INFO ] Invariant cache hit.
[2023-03-20 02:35:38] [INFO ] Dead Transitions using invariants and state equation in 755 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4314 ms. Remains : 1003/1003 places, 722/722 transitions.
Support contains 160 out of 1003 places after structural reductions.
[2023-03-20 02:35:38] [INFO ] Flatten gal took : 138 ms
[2023-03-20 02:35:38] [INFO ] Flatten gal took : 58 ms
[2023-03-20 02:35:38] [INFO ] Input system was already deterministic with 722 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 580 ms. (steps per millisecond=17 ) properties (out of 74) seen :31
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 43) seen :0
Running SMT prover for 43 properties.
[2023-03-20 02:35:39] [INFO ] Invariant cache hit.
[2023-03-20 02:35:41] [INFO ] [Real]Absence check using 441 positive place invariants in 203 ms returned sat
[2023-03-20 02:35:42] [INFO ] After 2726ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:43
[2023-03-20 02:35:44] [INFO ] [Nat]Absence check using 441 positive place invariants in 100 ms returned sat
[2023-03-20 02:35:50] [INFO ] After 4799ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :43
[2023-03-20 02:35:57] [INFO ] After 11566ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :43
Attempting to minimize the solution found.
Minimization took 4218 ms.
[2023-03-20 02:36:01] [INFO ] After 18773ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :43
Fused 43 Parikh solutions to 42 different solutions.
Finished Parikh walk after 991 steps, including 0 resets, run visited all 2 properties in 23 ms. (steps per millisecond=43 )
Parikh walk visited 43 properties in 444 ms.
[2023-03-20 02:36:02] [INFO ] Flatten gal took : 68 ms
[2023-03-20 02:36:02] [INFO ] Flatten gal took : 76 ms
[2023-03-20 02:36:02] [INFO ] Input system was already deterministic with 722 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Applied a total of 0 rules in 29 ms. Remains 1003 /1003 variables (removed 0) and now considering 722/722 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 1003/1003 places, 722/722 transitions.
[2023-03-20 02:36:02] [INFO ] Flatten gal took : 66 ms
[2023-03-20 02:36:02] [INFO ] Flatten gal took : 36 ms
[2023-03-20 02:36:02] [INFO ] Input system was already deterministic with 722 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Applied a total of 0 rules in 33 ms. Remains 1003 /1003 variables (removed 0) and now considering 722/722 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 34 ms. Remains : 1003/1003 places, 722/722 transitions.
[2023-03-20 02:36:02] [INFO ] Flatten gal took : 50 ms
[2023-03-20 02:36:02] [INFO ] Flatten gal took : 35 ms
[2023-03-20 02:36:02] [INFO ] Input system was already deterministic with 722 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Applied a total of 0 rules in 61 ms. Remains 1003 /1003 variables (removed 0) and now considering 722/722 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 62 ms. Remains : 1003/1003 places, 722/722 transitions.
[2023-03-20 02:36:02] [INFO ] Flatten gal took : 34 ms
[2023-03-20 02:36:02] [INFO ] Flatten gal took : 35 ms
[2023-03-20 02:36:02] [INFO ] Input system was already deterministic with 722 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Applied a total of 0 rules in 14 ms. Remains 1003 /1003 variables (removed 0) and now considering 722/722 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 1003/1003 places, 722/722 transitions.
[2023-03-20 02:36:02] [INFO ] Flatten gal took : 42 ms
[2023-03-20 02:36:02] [INFO ] Flatten gal took : 31 ms
[2023-03-20 02:36:03] [INFO ] Input system was already deterministic with 722 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Applied a total of 0 rules in 13 ms. Remains 1003 /1003 variables (removed 0) and now considering 722/722 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 1003/1003 places, 722/722 transitions.
[2023-03-20 02:36:03] [INFO ] Flatten gal took : 31 ms
[2023-03-20 02:36:03] [INFO ] Flatten gal took : 49 ms
[2023-03-20 02:36:03] [INFO ] Input system was already deterministic with 722 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 1000 transition count 720
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 2 Pre rules applied. Total rules applied 3 place count 1000 transition count 718
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 7 place count 998 transition count 718
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 9 place count 997 transition count 717
Applied a total of 9 rules in 86 ms. Remains 997 /1003 variables (removed 6) and now considering 717/722 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 86 ms. Remains : 997/1003 places, 717/722 transitions.
[2023-03-20 02:36:03] [INFO ] Flatten gal took : 20 ms
[2023-03-20 02:36:03] [INFO ] Flatten gal took : 25 ms
[2023-03-20 02:36:03] [INFO ] Input system was already deterministic with 717 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 89 ms. (steps per millisecond=112 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 1) seen :0
Finished probabilistic random walk after 8148 steps, run visited all 1 properties in 85 ms. (steps per millisecond=95 )
Probabilistic random walk after 8148 steps, saw 7927 distinct states, run finished after 86 ms. (steps per millisecond=94 ) properties seen :1
FORMULA ShieldPPPt-PT-040A-CTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in LTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Applied a total of 0 rules in 29 ms. Remains 1003 /1003 variables (removed 0) and now considering 722/722 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 1003/1003 places, 722/722 transitions.
[2023-03-20 02:36:03] [INFO ] Flatten gal took : 29 ms
[2023-03-20 02:36:03] [INFO ] Flatten gal took : 29 ms
[2023-03-20 02:36:03] [INFO ] Input system was already deterministic with 722 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 1001 transition count 720
Applied a total of 4 rules in 65 ms. Remains 1001 /1003 variables (removed 2) and now considering 720/722 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 77 ms. Remains : 1001/1003 places, 720/722 transitions.
[2023-03-20 02:36:03] [INFO ] Flatten gal took : 45 ms
[2023-03-20 02:36:03] [INFO ] Flatten gal took : 47 ms
[2023-03-20 02:36:04] [INFO ] Input system was already deterministic with 720 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 1001 transition count 720
Applied a total of 4 rules in 78 ms. Remains 1001 /1003 variables (removed 2) and now considering 720/722 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 78 ms. Remains : 1001/1003 places, 720/722 transitions.
[2023-03-20 02:36:04] [INFO ] Flatten gal took : 31 ms
[2023-03-20 02:36:04] [INFO ] Flatten gal took : 29 ms
[2023-03-20 02:36:04] [INFO ] Input system was already deterministic with 720 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Applied a total of 0 rules in 14 ms. Remains 1003 /1003 variables (removed 0) and now considering 722/722 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 1003/1003 places, 722/722 transitions.
[2023-03-20 02:36:04] [INFO ] Flatten gal took : 44 ms
[2023-03-20 02:36:04] [INFO ] Flatten gal took : 31 ms
[2023-03-20 02:36:04] [INFO ] Input system was already deterministic with 722 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Applied a total of 0 rules in 12 ms. Remains 1003 /1003 variables (removed 0) and now considering 722/722 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 1003/1003 places, 722/722 transitions.
[2023-03-20 02:36:04] [INFO ] Flatten gal took : 28 ms
[2023-03-20 02:36:04] [INFO ] Flatten gal took : 29 ms
[2023-03-20 02:36:04] [INFO ] Input system was already deterministic with 722 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Applied a total of 0 rules in 13 ms. Remains 1003 /1003 variables (removed 0) and now considering 722/722 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 1003/1003 places, 722/722 transitions.
[2023-03-20 02:36:04] [INFO ] Flatten gal took : 29 ms
[2023-03-20 02:36:04] [INFO ] Flatten gal took : 40 ms
[2023-03-20 02:36:04] [INFO ] Input system was already deterministic with 722 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Applied a total of 0 rules in 13 ms. Remains 1003 /1003 variables (removed 0) and now considering 722/722 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 1003/1003 places, 722/722 transitions.
[2023-03-20 02:36:04] [INFO ] Flatten gal took : 30 ms
[2023-03-20 02:36:04] [INFO ] Flatten gal took : 32 ms
[2023-03-20 02:36:04] [INFO ] Input system was already deterministic with 722 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 1001 transition count 720
Applied a total of 4 rules in 55 ms. Remains 1001 /1003 variables (removed 2) and now considering 720/722 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 55 ms. Remains : 1001/1003 places, 720/722 transitions.
[2023-03-20 02:36:04] [INFO ] Flatten gal took : 28 ms
[2023-03-20 02:36:04] [INFO ] Flatten gal took : 29 ms
[2023-03-20 02:36:04] [INFO ] Input system was already deterministic with 720 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Applied a total of 0 rules in 12 ms. Remains 1003 /1003 variables (removed 0) and now considering 722/722 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 1003/1003 places, 722/722 transitions.
[2023-03-20 02:36:05] [INFO ] Flatten gal took : 29 ms
[2023-03-20 02:36:05] [INFO ] Flatten gal took : 28 ms
[2023-03-20 02:36:05] [INFO ] Input system was already deterministic with 722 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1003/1003 places, 722/722 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 1002 transition count 721
Applied a total of 2 rules in 70 ms. Remains 1002 /1003 variables (removed 1) and now considering 721/722 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 70 ms. Remains : 1002/1003 places, 721/722 transitions.
[2023-03-20 02:36:05] [INFO ] Flatten gal took : 28 ms
[2023-03-20 02:36:05] [INFO ] Flatten gal took : 30 ms
[2023-03-20 02:36:05] [INFO ] Input system was already deterministic with 721 transitions.
[2023-03-20 02:36:05] [INFO ] Flatten gal took : 28 ms
[2023-03-20 02:36:05] [INFO ] Flatten gal took : 29 ms
[2023-03-20 02:36:05] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 20 ms.
[2023-03-20 02:36:05] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1003 places, 722 transitions and 2884 arcs took 6 ms.
Total runtime 32014 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ShieldPPPt-PT-040A
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/377
CTLFireability

FORMULA ShieldPPPt-PT-040A-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-040A-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-040A-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-040A-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-040A-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-040A-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-040A-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-040A-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-040A-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679280049032

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/377/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/377/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/377/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 40 (type EXCL) for 39 ShieldPPPt-PT-040A-CTLFireability-10
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 4/199 5/32 ShieldPPPt-PT-040A-CTLFireability-10 365740 m, 73148 m/sec, 943180 t fired, .

Time elapsed: 7 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 9/199 9/32 ShieldPPPt-PT-040A-CTLFireability-10 722986 m, 71449 m/sec, 1956947 t fired, .

Time elapsed: 12 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 14/199 12/32 ShieldPPPt-PT-040A-CTLFireability-10 1047931 m, 64989 m/sec, 2892769 t fired, .

Time elapsed: 17 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 19/199 16/32 ShieldPPPt-PT-040A-CTLFireability-10 1331201 m, 56654 m/sec, 3738267 t fired, .

Time elapsed: 22 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 24/199 19/32 ShieldPPPt-PT-040A-CTLFireability-10 1638351 m, 61430 m/sec, 4679055 t fired, .

Time elapsed: 27 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 29/199 23/32 ShieldPPPt-PT-040A-CTLFireability-10 1957414 m, 63812 m/sec, 5663997 t fired, .

Time elapsed: 32 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 34/199 26/32 ShieldPPPt-PT-040A-CTLFireability-10 2263147 m, 61146 m/sec, 6613614 t fired, .

Time elapsed: 37 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 39/199 30/32 ShieldPPPt-PT-040A-CTLFireability-10 2572058 m, 61782 m/sec, 7584957 t fired, .

Time elapsed: 42 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 40 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 47 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 52 (type EXCL) for 51 ShieldPPPt-PT-040A-CTLFireability-14
lola: time limit : 209 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-14
lola: result : true
lola: markings : 166470
lola: fired transitions : 167608
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 46 (type EXCL) for 45 ShieldPPPt-PT-040A-CTLFireability-12
lola: time limit : 222 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-12
lola: result : true
lola: markings : 56
lola: fired transitions : 55
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 ShieldPPPt-PT-040A-CTLFireability-11
lola: time limit : 236 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 4/236 3/32 ShieldPPPt-PT-040A-CTLFireability-11 263718 m, 52743 m/sec, 1013569 t fired, .

Time elapsed: 52 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 9/236 6/32 ShieldPPPt-PT-040A-CTLFireability-11 521268 m, 51510 m/sec, 2221824 t fired, .

Time elapsed: 57 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 14/236 9/32 ShieldPPPt-PT-040A-CTLFireability-11 765447 m, 48835 m/sec, 3410857 t fired, .

Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 19/236 12/32 ShieldPPPt-PT-040A-CTLFireability-11 1006238 m, 48158 m/sec, 4589635 t fired, .

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 24/236 15/32 ShieldPPPt-PT-040A-CTLFireability-11 1240257 m, 46803 m/sec, 5753925 t fired, .

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 29/236 17/32 ShieldPPPt-PT-040A-CTLFireability-11 1473359 m, 46620 m/sec, 6912218 t fired, .

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 34/236 20/32 ShieldPPPt-PT-040A-CTLFireability-11 1700993 m, 45526 m/sec, 8065815 t fired, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 39/236 22/32 ShieldPPPt-PT-040A-CTLFireability-11 1926665 m, 45134 m/sec, 9214189 t fired, .

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 44/236 25/32 ShieldPPPt-PT-040A-CTLFireability-11 2149955 m, 44658 m/sec, 10344727 t fired, .

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 49/236 27/32 ShieldPPPt-PT-040A-CTLFireability-11 2370552 m, 44119 m/sec, 11484305 t fired, .

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 54/236 30/32 ShieldPPPt-PT-040A-CTLFireability-11 2592440 m, 44377 m/sec, 12626071 t fired, .

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 59/236 32/32 ShieldPPPt-PT-040A-CTLFireability-11 2812760 m, 44064 m/sec, 13754523 t fired, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 43 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 37 (type EXCL) for 32 ShieldPPPt-PT-040A-CTLFireability-09
lola: time limit : 249 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 1 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/249 12/32 ShieldPPPt-PT-040A-CTLFireability-09 808810 m, 161762 m/sec, 1227420 t fired, .

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 1 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/249 21/32 ShieldPPPt-PT-040A-CTLFireability-09 1498631 m, 137964 m/sec, 2373513 t fired, .

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 1 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/249 30/32 ShieldPPPt-PT-040A-CTLFireability-09 2170415 m, 134356 m/sec, 3501614 t fired, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 37 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 20 (type EXCL) for 19 ShieldPPPt-PT-040A-CTLFireability-06
lola: time limit : 266 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/266 11/32 ShieldPPPt-PT-040A-CTLFireability-06 1144562 m, 228912 m/sec, 1173158 t fired, .

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/266 22/32 ShieldPPPt-PT-040A-CTLFireability-06 2273058 m, 225699 m/sec, 2332493 t fired, .

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 20 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 17 (type EXCL) for 16 ShieldPPPt-PT-040A-CTLFireability-04
lola: time limit : 287 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-04
lola: result : false
lola: markings : 650
lola: fired transitions : 725
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 12 (type EXCL) for 9 ShieldPPPt-PT-040A-CTLFireability-03
lola: time limit : 313 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-03
lola: result : false
lola: markings : 228
lola: fired transitions : 518
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 ShieldPPPt-PT-040A-CTLFireability-02
lola: time limit : 383 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/383 4/32 ShieldPPPt-PT-040A-CTLFireability-02 313194 m, 62638 m/sec, 1111202 t fired, .

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/383 7/32 ShieldPPPt-PT-040A-CTLFireability-02 584132 m, 54187 m/sec, 2137904 t fired, .

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/383 10/32 ShieldPPPt-PT-040A-CTLFireability-02 853910 m, 53955 m/sec, 3191435 t fired, .

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/383 13/32 ShieldPPPt-PT-040A-CTLFireability-02 1122976 m, 53813 m/sec, 4246355 t fired, .

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/383 16/32 ShieldPPPt-PT-040A-CTLFireability-02 1381896 m, 51784 m/sec, 5276838 t fired, .

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/383 19/32 ShieldPPPt-PT-040A-CTLFireability-02 1639704 m, 51561 m/sec, 6324618 t fired, .

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/383 22/32 ShieldPPPt-PT-040A-CTLFireability-02 1890737 m, 50206 m/sec, 7349522 t fired, .

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/383 25/32 ShieldPPPt-PT-040A-CTLFireability-02 2142005 m, 50253 m/sec, 8375948 t fired, .

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/383 28/32 ShieldPPPt-PT-040A-CTLFireability-02 2391562 m, 49911 m/sec, 9416829 t fired, .

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/383 30/32 ShieldPPPt-PT-040A-CTLFireability-02 2642974 m, 50282 m/sec, 10448488 t fired, .

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 7 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 4 (type EXCL) for 3 ShieldPPPt-PT-040A-CTLFireability-01
lola: time limit : 424 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-01
lola: result : false
lola: markings : 1322
lola: fired transitions : 1323
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ShieldPPPt-PT-040A-CTLFireability-00
lola: time limit : 485 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-00
lola: result : true
lola: markings : 244
lola: fired transitions : 244
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 32 ShieldPPPt-PT-040A-CTLFireability-09
lola: time limit : 566 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-09
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 ShieldPPPt-PT-040A-CTLFireability-15
lola: time limit : 679 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 4/679 6/32 ShieldPPPt-PT-040A-CTLFireability-15 420756 m, 84151 m/sec, 1459559 t fired, .

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 9/679 12/32 ShieldPPPt-PT-040A-CTLFireability-15 814963 m, 78841 m/sec, 2865704 t fired, .

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 15/679 17/32 ShieldPPPt-PT-040A-CTLFireability-15 1192526 m, 75512 m/sec, 4242319 t fired, .

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 20/679 22/32 ShieldPPPt-PT-040A-CTLFireability-15 1562806 m, 74056 m/sec, 5606626 t fired, .

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 25/679 27/32 ShieldPPPt-PT-040A-CTLFireability-15 1933308 m, 74100 m/sec, 6965206 t fired, .

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 30/679 32/32 ShieldPPPt-PT-040A-CTLFireability-15 2294274 m, 72193 m/sec, 8302089 t fired, .

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 55 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 25 (type EXCL) for 22 ShieldPPPt-PT-040A-CTLFireability-07
lola: time limit : 840 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/840 5/32 ShieldPPPt-PT-040A-CTLFireability-07 309902 m, 61980 m/sec, 1377616 t fired, .

Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/840 9/32 ShieldPPPt-PT-040A-CTLFireability-07 610421 m, 60103 m/sec, 2733802 t fired, .

Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/840 13/32 ShieldPPPt-PT-040A-CTLFireability-07 899863 m, 57888 m/sec, 4066693 t fired, .

Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/840 17/32 ShieldPPPt-PT-040A-CTLFireability-07 1184619 m, 56951 m/sec, 5390469 t fired, .

Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/840 21/32 ShieldPPPt-PT-040A-CTLFireability-07 1465826 m, 56241 m/sec, 6706030 t fired, .

Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/840 25/32 ShieldPPPt-PT-040A-CTLFireability-07 1748172 m, 56469 m/sec, 8024764 t fired, .

Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/840 28/32 ShieldPPPt-PT-040A-CTLFireability-07 2027448 m, 55855 m/sec, 9334383 t fired, .

Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/840 32/32 ShieldPPPt-PT-040A-CTLFireability-07 2304494 m, 55409 m/sec, 10636714 t fired, .

Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 25 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-040A-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-07: DISJ 0 1 0 0 2 0 1 0
ShieldPPPt-PT-040A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
ShieldPPPt-PT-040A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-040A-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 27 (type EXCL) for 22 ShieldPPPt-PT-040A-CTLFireability-07
lola: time limit : 1105 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-07
lola: result : true
lola: markings : 2379
lola: fired transitions : 4763
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 ShieldPPPt-PT-040A-CTLFireability-08
lola: time limit : 1658 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-08
lola: result : false
lola: markings : 170
lola: fired transitions : 171
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 ShieldPPPt-PT-040A-CTLFireability-13
lola: time limit : 3317 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for ShieldPPPt-PT-040A-CTLFireability-13
lola: result : false
lola: markings : 71792
lola: fired transitions : 80077
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-040A-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-02: CTL unknown AGGR
ShieldPPPt-PT-040A-CTLFireability-03: CONJ false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-06: CTL unknown AGGR
ShieldPPPt-PT-040A-CTLFireability-07: DISJ true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-09: DISJ unknown DISJ
ShieldPPPt-PT-040A-CTLFireability-10: CTL unknown AGGR
ShieldPPPt-PT-040A-CTLFireability-11: CTL unknown AGGR
ShieldPPPt-PT-040A-CTLFireability-12: EXEF true state space /EXEF
ShieldPPPt-PT-040A-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-040A-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-040A-CTLFireability-15: CTL unknown AGGR


Time elapsed: 283 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldPPPt-PT-040A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ShieldPPPt-PT-040A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r391-oct2-167903715600658"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldPPPt-PT-040A.tgz
mv ShieldPPPt-PT-040A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;