Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r391-oct2-167903715400538.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ShieldPPPt-PT-001B, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r391-oct2-167903715400538
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 7.8K Feb 25 21:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K Feb 25 21:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 25 20:59 CTLFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 25 20:59 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 16:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 21:01 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 118K Feb 25 21:01 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Feb 25 21:00 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Feb 25 21:00 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 19K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-00
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-01
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-02
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-03
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-04
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-05
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-06
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-07
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-08
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-09
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-10
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-11
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-12
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-13
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-14
FORMULA_NAME ShieldPPPt-PT-001B-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679278118759

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldPPPt-PT-001B
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-20 02:08:42] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-20 02:08:42] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-20 02:08:42] [INFO ] Load time of PNML (sax parser for PT used): 40 ms
[2023-03-20 02:08:42] [INFO ] Transformed 81 places.
[2023-03-20 02:08:42] [INFO ] Transformed 74 transitions.
[2023-03-20 02:08:42] [INFO ] Found NUPN structural information;
[2023-03-20 02:08:42] [INFO ] Parsed PT model containing 81 places and 74 transitions and 184 arcs in 181 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 13 ms.
Support contains 73 out of 81 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Applied a total of 0 rules in 48 ms. Remains 81 /81 variables (removed 0) and now considering 74/74 (removed 0) transitions.
// Phase 1: matrix 74 rows 81 cols
[2023-03-20 02:08:42] [INFO ] Computed 12 place invariants in 8 ms
[2023-03-20 02:08:43] [INFO ] Implicit Places using invariants in 437 ms returned []
[2023-03-20 02:08:43] [INFO ] Invariant cache hit.
[2023-03-20 02:08:43] [INFO ] Implicit Places using invariants and state equation in 431 ms returned []
Implicit Place search using SMT with State Equation took 1190 ms to find 0 implicit places.
[2023-03-20 02:08:43] [INFO ] Invariant cache hit.
[2023-03-20 02:08:43] [INFO ] Dead Transitions using invariants and state equation in 151 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1392 ms. Remains : 81/81 places, 74/74 transitions.
Support contains 73 out of 81 places after structural reductions.
[2023-03-20 02:08:44] [INFO ] Flatten gal took : 49 ms
[2023-03-20 02:08:44] [INFO ] Flatten gal took : 9 ms
[2023-03-20 02:08:44] [INFO ] Input system was already deterministic with 74 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 569 ms. (steps per millisecond=17 ) properties (out of 85) seen :80
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-20 02:08:45] [INFO ] Invariant cache hit.
[2023-03-20 02:08:45] [INFO ] [Real]Absence check using 12 positive place invariants in 4 ms returned sat
[2023-03-20 02:08:45] [INFO ] After 64ms SMT Verify possible using all constraints in real domain returned unsat :4 sat :0
Fused 4 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 4 atomic propositions for a total of 16 simplifications.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 7 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 5 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 74 transitions.
Support contains 70 out of 81 places (down from 73) after GAL structural reductions.
Computed a total of 20 stabilizing places and 20 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 20 transitions
Trivial Post-agglo rules discarded 20 transitions
Performed 20 trivial Post agglomeration. Transition count delta: 20
Iterating post reduction 0 with 20 rules applied. Total rules applied 20 place count 80 transition count 53
Reduce places removed 20 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 22 rules applied. Total rules applied 42 place count 60 transition count 51
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 45 place count 58 transition count 50
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 45 place count 58 transition count 47
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 51 place count 55 transition count 47
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 57 place count 49 transition count 41
Iterating global reduction 3 with 6 rules applied. Total rules applied 63 place count 49 transition count 41
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 63 place count 49 transition count 39
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 67 place count 47 transition count 39
Performed 15 Post agglomeration using F-continuation condition.Transition count delta: 15
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 3 with 30 rules applied. Total rules applied 97 place count 32 transition count 24
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 3 with 1 rules applied. Total rules applied 98 place count 31 transition count 23
Applied a total of 98 rules in 21 ms. Remains 31 /81 variables (removed 50) and now considering 23/74 (removed 51) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 21 ms. Remains : 31/81 places, 23/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in LTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 72 transition count 65
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 72 transition count 65
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 71 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 71 transition count 64
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 21 place count 70 transition count 63
Iterating global reduction 0 with 1 rules applied. Total rules applied 22 place count 70 transition count 63
Applied a total of 22 rules in 8 ms. Remains 70 /81 variables (removed 11) and now considering 63/74 (removed 11) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 70/81 places, 63/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 3 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 63 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 18 transitions
Trivial Post-agglo rules discarded 18 transitions
Performed 18 trivial Post agglomeration. Transition count delta: 18
Iterating post reduction 0 with 18 rules applied. Total rules applied 18 place count 80 transition count 55
Reduce places removed 18 places and 0 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 36 place count 62 transition count 55
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 4 Pre rules applied. Total rules applied 36 place count 62 transition count 51
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 44 place count 58 transition count 51
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 49 place count 53 transition count 46
Iterating global reduction 2 with 5 rules applied. Total rules applied 54 place count 53 transition count 46
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 54 place count 53 transition count 43
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 60 place count 50 transition count 43
Performed 15 Post agglomeration using F-continuation condition.Transition count delta: 15
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 2 with 30 rules applied. Total rules applied 90 place count 35 transition count 28
Applied a total of 90 rules in 9 ms. Remains 35 /81 variables (removed 46) and now considering 28/74 (removed 46) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 35/81 places, 28/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 28 transitions.
Starting structural reductions in LTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 70 transition count 63
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 70 transition count 63
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 23 place count 69 transition count 62
Iterating global reduction 0 with 1 rules applied. Total rules applied 24 place count 69 transition count 62
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 25 place count 68 transition count 61
Iterating global reduction 0 with 1 rules applied. Total rules applied 26 place count 68 transition count 61
Applied a total of 26 rules in 6 ms. Remains 68 /81 variables (removed 13) and now considering 61/74 (removed 13) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 68/81 places, 61/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 3 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 3 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 18 transitions
Trivial Post-agglo rules discarded 18 transitions
Performed 18 trivial Post agglomeration. Transition count delta: 18
Iterating post reduction 0 with 18 rules applied. Total rules applied 18 place count 80 transition count 55
Reduce places removed 18 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 19 rules applied. Total rules applied 37 place count 62 transition count 54
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 38 place count 61 transition count 54
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 5 Pre rules applied. Total rules applied 38 place count 61 transition count 49
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 48 place count 56 transition count 49
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 51 place count 53 transition count 46
Iterating global reduction 3 with 3 rules applied. Total rules applied 54 place count 53 transition count 46
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 54 place count 53 transition count 44
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 58 place count 51 transition count 44
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 3 with 28 rules applied. Total rules applied 86 place count 37 transition count 30
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 3 with 1 rules applied. Total rules applied 87 place count 36 transition count 29
Applied a total of 87 rules in 17 ms. Remains 36 /81 variables (removed 45) and now considering 29/74 (removed 45) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 36/81 places, 29/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 29 transitions.
Starting structural reductions in LTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 73 transition count 66
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 73 transition count 66
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 17 place count 72 transition count 65
Iterating global reduction 0 with 1 rules applied. Total rules applied 18 place count 72 transition count 65
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 71 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 71 transition count 64
Applied a total of 20 rules in 7 ms. Remains 71 /81 variables (removed 10) and now considering 64/74 (removed 10) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 71/81 places, 64/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 3 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 3 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 18 transitions
Trivial Post-agglo rules discarded 18 transitions
Performed 18 trivial Post agglomeration. Transition count delta: 18
Iterating post reduction 0 with 18 rules applied. Total rules applied 18 place count 80 transition count 55
Reduce places removed 18 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 19 rules applied. Total rules applied 37 place count 62 transition count 54
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 38 place count 61 transition count 54
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 4 Pre rules applied. Total rules applied 38 place count 61 transition count 50
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 46 place count 57 transition count 50
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 53 place count 50 transition count 43
Iterating global reduction 3 with 7 rules applied. Total rules applied 60 place count 50 transition count 43
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 61 place count 50 transition count 42
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 61 place count 50 transition count 41
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 63 place count 49 transition count 41
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 4 with 18 rules applied. Total rules applied 81 place count 40 transition count 32
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 4 with 1 rules applied. Total rules applied 82 place count 39 transition count 31
Applied a total of 82 rules in 11 ms. Remains 39 /81 variables (removed 42) and now considering 31/74 (removed 43) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 39/81 places, 31/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 31 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 15 transitions
Trivial Post-agglo rules discarded 15 transitions
Performed 15 trivial Post agglomeration. Transition count delta: 15
Iterating post reduction 0 with 15 rules applied. Total rules applied 15 place count 80 transition count 58
Reduce places removed 15 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 1 with 20 rules applied. Total rules applied 35 place count 65 transition count 53
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 39 place count 61 transition count 53
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 39 place count 61 transition count 50
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 45 place count 58 transition count 50
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 50 place count 53 transition count 45
Iterating global reduction 3 with 5 rules applied. Total rules applied 55 place count 53 transition count 45
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 55 place count 53 transition count 44
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 57 place count 52 transition count 44
Performed 13 Post agglomeration using F-continuation condition.Transition count delta: 13
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 3 with 26 rules applied. Total rules applied 83 place count 39 transition count 31
Applied a total of 83 rules in 9 ms. Remains 39 /81 variables (removed 42) and now considering 31/74 (removed 43) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 39/81 places, 31/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 31 transitions.
Starting structural reductions in LTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 74 transition count 67
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 74 transition count 67
Applied a total of 14 rules in 2 ms. Remains 74 /81 variables (removed 7) and now considering 67/74 (removed 7) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 74/81 places, 67/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 67 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 0 with 21 rules applied. Total rules applied 21 place count 80 transition count 52
Reduce places removed 21 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 23 rules applied. Total rules applied 44 place count 59 transition count 50
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 45 place count 58 transition count 50
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 4 Pre rules applied. Total rules applied 45 place count 58 transition count 46
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 53 place count 54 transition count 46
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 60 place count 47 transition count 39
Iterating global reduction 3 with 7 rules applied. Total rules applied 67 place count 47 transition count 39
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 67 place count 47 transition count 36
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 73 place count 44 transition count 36
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 3 with 28 rules applied. Total rules applied 101 place count 30 transition count 22
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 3 with 1 rules applied. Total rules applied 102 place count 29 transition count 21
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 103 place count 28 transition count 21
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 2 Pre rules applied. Total rules applied 103 place count 28 transition count 19
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 4 with 4 rules applied. Total rules applied 107 place count 26 transition count 19
Applied a total of 107 rules in 10 ms. Remains 26 /81 variables (removed 55) and now considering 19/74 (removed 55) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 26/81 places, 19/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 0 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 1 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 19 transitions.
Starting structural reductions in LTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 74 transition count 67
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 74 transition count 67
Applied a total of 14 rules in 2 ms. Remains 74 /81 variables (removed 7) and now considering 67/74 (removed 7) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 74/81 places, 67/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 67 transitions.
Starting structural reductions in LTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 75 transition count 68
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 75 transition count 68
Applied a total of 12 rules in 1 ms. Remains 75 /81 variables (removed 6) and now considering 68/74 (removed 6) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 75/81 places, 68/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 68 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 0 with 21 rules applied. Total rules applied 21 place count 80 transition count 52
Reduce places removed 21 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 23 rules applied. Total rules applied 44 place count 59 transition count 50
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 45 place count 58 transition count 50
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 45 place count 58 transition count 47
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 51 place count 55 transition count 47
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 56 place count 50 transition count 42
Iterating global reduction 3 with 5 rules applied. Total rules applied 61 place count 50 transition count 42
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 61 place count 50 transition count 40
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 65 place count 48 transition count 40
Performed 15 Post agglomeration using F-continuation condition.Transition count delta: 15
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 3 with 30 rules applied. Total rules applied 95 place count 33 transition count 25
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 3 with 1 rules applied. Total rules applied 96 place count 32 transition count 24
Applied a total of 96 rules in 9 ms. Remains 32 /81 variables (removed 49) and now considering 24/74 (removed 50) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 32/81 places, 24/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 1 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 24 transitions.
Starting structural reductions in LTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 73 transition count 66
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 73 transition count 66
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 17 place count 72 transition count 65
Iterating global reduction 0 with 1 rules applied. Total rules applied 18 place count 72 transition count 65
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 71 transition count 64
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 71 transition count 64
Applied a total of 20 rules in 3 ms. Remains 71 /81 variables (removed 10) and now considering 64/74 (removed 10) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 71/81 places, 64/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 3 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 16 transitions
Trivial Post-agglo rules discarded 16 transitions
Performed 16 trivial Post agglomeration. Transition count delta: 16
Iterating post reduction 0 with 16 rules applied. Total rules applied 16 place count 80 transition count 57
Reduce places removed 16 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 18 rules applied. Total rules applied 34 place count 64 transition count 55
Reduce places removed 1 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 3 rules applied. Total rules applied 37 place count 63 transition count 53
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 39 place count 61 transition count 53
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 3 Pre rules applied. Total rules applied 39 place count 61 transition count 50
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 4 with 6 rules applied. Total rules applied 45 place count 58 transition count 50
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 50 place count 53 transition count 45
Iterating global reduction 4 with 5 rules applied. Total rules applied 55 place count 53 transition count 45
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 3 Pre rules applied. Total rules applied 55 place count 53 transition count 42
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 4 with 6 rules applied. Total rules applied 61 place count 50 transition count 42
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 4 with 22 rules applied. Total rules applied 83 place count 39 transition count 31
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 4 with 1 rules applied. Total rules applied 84 place count 38 transition count 30
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 85 place count 37 transition count 30
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 2 Pre rules applied. Total rules applied 85 place count 37 transition count 28
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 89 place count 35 transition count 28
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 5 with 1 rules applied. Total rules applied 90 place count 34 transition count 28
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 92 place count 33 transition count 27
Applied a total of 92 rules in 12 ms. Remains 33 /81 variables (removed 48) and now considering 27/74 (removed 47) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 33/81 places, 27/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 1 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 27 transitions.
Starting structural reductions in LTL mode, iteration 0 : 81/81 places, 74/74 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 70 transition count 63
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 70 transition count 63
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 23 place count 69 transition count 62
Iterating global reduction 0 with 1 rules applied. Total rules applied 24 place count 69 transition count 62
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 25 place count 68 transition count 61
Iterating global reduction 0 with 1 rules applied. Total rules applied 26 place count 68 transition count 61
Applied a total of 26 rules in 3 ms. Remains 68 /81 variables (removed 13) and now considering 61/74 (removed 13) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 68/81 places, 61/74 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:08:45] [INFO ] Input system was already deterministic with 61 transitions.
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 3 ms
[2023-03-20 02:08:45] [INFO ] Flatten gal took : 3 ms
[2023-03-20 02:08:45] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-20 02:08:45] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 81 places, 74 transitions and 184 arcs took 0 ms.
Total runtime 3460 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ShieldPPPt-PT-001B
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/379
CTLFireability

FORMULA ShieldPPPt-PT-001B-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-001B-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-001B-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-001B-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-001B-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-001B-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-001B-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-001B-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-001B-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-001B-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-001B-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-001B-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-001B-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-001B-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-001B-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679278171387

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/379/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/379/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/379/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 26 (type EXCL) for 25 ShieldPPPt-PT-001B-CTLFireability-07
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 53 (type FNDP) for 31 ShieldPPPt-PT-001B-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type EQUN) for 31 ShieldPPPt-PT-001B-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 56 (type SRCH) for 31 ShieldPPPt-PT-001B-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 56 (type SRCH) for ShieldPPPt-PT-001B-CTLFireability-09
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 53 (type FNDP) for ShieldPPPt-PT-001B-CTLFireability-09
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 54 (type EQUN) for ShieldPPPt-PT-001B-CTLFireability-09 (obsolete)
lola: FINISHED task # 54 (type EQUN) for ShieldPPPt-PT-001B-CTLFireability-09
lola: result : unknown
lola: FINISHED task # 26 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-07
lola: result : false
lola: markings : 75185
lola: fired transitions : 304637
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 ShieldPPPt-PT-001B-CTLFireability-15
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-15
lola: result : true
lola: markings : 2396
lola: fired transitions : 6924
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 ShieldPPPt-PT-001B-CTLFireability-13
lola: time limit : 257 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-001B-CTLFireability-07: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-09: AG false findpath
ShieldPPPt-PT-001B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-001B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-001B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 4/257 5/32 ShieldPPPt-PT-001B-CTLFireability-13 980444 m, 196088 m/sec, 4216736 t fired, .

Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-001B-CTLFireability-07: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-09: AG false findpath
ShieldPPPt-PT-001B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-001B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-001B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/257 8/32 ShieldPPPt-PT-001B-CTLFireability-13 1839811 m, 171873 m/sec, 8615977 t fired, .

Time elapsed: 11 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 44 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-13
lola: result : false
lola: markings : 1940639
lola: fired transitions : 9095496
lola: time used : 10.000000
lola: memory pages used : 9
lola: LAUNCH task # 38 (type EXCL) for 37 ShieldPPPt-PT-001B-CTLFireability-11
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-11
lola: result : false
lola: markings : 1791
lola: fired transitions : 7492
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 ShieldPPPt-PT-001B-CTLFireability-10
lola: time limit : 299 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-001B-CTLFireability-07: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-09: AG false findpath
ShieldPPPt-PT-001B-CTLFireability-11: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-001B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-001B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/299 8/32 ShieldPPPt-PT-001B-CTLFireability-10 1800198 m, 360039 m/sec, 5026782 t fired, .

Time elapsed: 16 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-001B-CTLFireability-07: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-09: AG false findpath
ShieldPPPt-PT-001B-CTLFireability-11: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-001B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-001B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/299 15/32 ShieldPPPt-PT-001B-CTLFireability-10 3339370 m, 307834 m/sec, 10184156 t fired, .

Time elapsed: 21 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-001B-CTLFireability-07: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-09: AG false findpath
ShieldPPPt-PT-001B-CTLFireability-11: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-001B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-001B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/299 19/32 ShieldPPPt-PT-001B-CTLFireability-10 4326522 m, 197430 m/sec, 14690375 t fired, .

Time elapsed: 26 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-001B-CTLFireability-07: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-09: AG false findpath
ShieldPPPt-PT-001B-CTLFireability-11: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-001B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-001B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/299 23/32 ShieldPPPt-PT-001B-CTLFireability-10 5341110 m, 202917 m/sec, 19314351 t fired, .

Time elapsed: 31 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-001B-CTLFireability-07: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-09: AG false findpath
ShieldPPPt-PT-001B-CTLFireability-11: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-001B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-001B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/299 27/32 ShieldPPPt-PT-001B-CTLFireability-10 6327697 m, 197317 m/sec, 23942466 t fired, .

Time elapsed: 36 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-001B-CTLFireability-07: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-09: AG false findpath
ShieldPPPt-PT-001B-CTLFireability-11: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-001B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-001B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/299 31/32 ShieldPPPt-PT-001B-CTLFireability-10 7071725 m, 148805 m/sec, 28088775 t fired, .

Time elapsed: 41 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-001B-CTLFireability-07: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-09: AG false findpath
ShieldPPPt-PT-001B-CTLFireability-11: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-001B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-001B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-001B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-001B-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 ShieldPPPt-PT-001B-CTLFireability-08
lola: time limit : 323 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-08
lola: result : false
lola: markings : 222
lola: fired transitions : 403
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 ShieldPPPt-PT-001B-CTLFireability-05
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-05
lola: result : true
lola: markings : 47
lola: fired transitions : 47
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 ShieldPPPt-PT-001B-CTLFireability-03
lola: time limit : 394 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-03
lola: result : false
lola: markings : 112
lola: fired transitions : 259
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ShieldPPPt-PT-001B-CTLFireability-01
lola: time limit : 444 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-01
lola: result : false
lola: markings : 48
lola: fired transitions : 51
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 9 (type EXCL) for 6 ShieldPPPt-PT-001B-CTLFireability-02
lola: time limit : 507 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-02
lola: result : true
lola: markings : 11
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ShieldPPPt-PT-001B-CTLFireability-00
lola: time limit : 710 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-00
lola: result : true
lola: markings : 261
lola: fired transitions : 1116
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 ShieldPPPt-PT-001B-CTLFireability-04
lola: time limit : 888 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-04
lola: result : true
lola: markings : 9264
lola: fired transitions : 50016
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 ShieldPPPt-PT-001B-CTLFireability-12
lola: time limit : 1184 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-12
lola: result : false
lola: markings : 22
lola: fired transitions : 47
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 ShieldPPPt-PT-001B-CTLFireability-06
lola: time limit : 1777 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-06
lola: result : false
lola: markings : 21
lola: fired transitions : 42
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 ShieldPPPt-PT-001B-CTLFireability-14
lola: time limit : 3554 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for ShieldPPPt-PT-001B-CTLFireability-14
lola: result : false
lola: markings : 19292
lola: fired transitions : 152237
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-001B-CTLFireability-00: CTL true CTL model checker
ShieldPPPt-PT-001B-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-02: DISJ true CTL model checker
ShieldPPPt-PT-001B-CTLFireability-03: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-04: CTL true CTL model checker
ShieldPPPt-PT-001B-CTLFireability-05: CTL true CTL model checker
ShieldPPPt-PT-001B-CTLFireability-06: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-07: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-09: AG false findpath
ShieldPPPt-PT-001B-CTLFireability-10: CTL unknown AGGR
ShieldPPPt-PT-001B-CTLFireability-11: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-12: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-001B-CTLFireability-15: CTL true CTL model checker


Time elapsed: 46 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldPPPt-PT-001B"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ShieldPPPt-PT-001B, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r391-oct2-167903715400538"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldPPPt-PT-001B.tgz
mv ShieldPPPt-PT-001B execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;