Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r391-oct2-167903715300482.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ShieldPPPs-PT-040A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r391-oct2-167903715300482
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 816K
-rw-r--r-- 1 mcc users 6.7K Feb 26 02:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 26 02:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 26 02:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 26 02:10 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Feb 25 16:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 02:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 134K Feb 26 02:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Feb 26 02:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 26 02:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 355K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-00
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-01
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-02
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-03
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-04
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-05
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-06
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-07
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-08
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-09
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-10
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-11
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-12
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-13
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-14
FORMULA_NAME ShieldPPPs-PT-040A-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679276084443

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldPPPs-PT-040A
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-20 01:34:48] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-20 01:34:48] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-20 01:34:48] [INFO ] Load time of PNML (sax parser for PT used): 135 ms
[2023-03-20 01:34:48] [INFO ] Transformed 1243 places.
[2023-03-20 01:34:48] [INFO ] Transformed 1043 transitions.
[2023-03-20 01:34:48] [INFO ] Found NUPN structural information;
[2023-03-20 01:34:48] [INFO ] Parsed PT model containing 1243 places and 1043 transitions and 4006 arcs in 359 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Support contains 206 out of 1243 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Applied a total of 0 rules in 111 ms. Remains 1243 /1243 variables (removed 0) and now considering 1043/1043 (removed 0) transitions.
// Phase 1: matrix 1043 rows 1243 cols
[2023-03-20 01:34:48] [INFO ] Computed 441 place invariants in 38 ms
[2023-03-20 01:34:50] [INFO ] Implicit Places using invariants in 1412 ms returned []
[2023-03-20 01:34:50] [INFO ] Invariant cache hit.
[2023-03-20 01:34:53] [INFO ] Implicit Places using invariants and state equation in 3130 ms returned []
Implicit Place search using SMT with State Equation took 4599 ms to find 0 implicit places.
[2023-03-20 01:34:53] [INFO ] Invariant cache hit.
[2023-03-20 01:34:54] [INFO ] Dead Transitions using invariants and state equation in 1127 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5846 ms. Remains : 1243/1243 places, 1043/1043 transitions.
Support contains 206 out of 1243 places after structural reductions.
[2023-03-20 01:34:54] [INFO ] Flatten gal took : 158 ms
[2023-03-20 01:34:55] [INFO ] Flatten gal took : 87 ms
[2023-03-20 01:34:55] [INFO ] Input system was already deterministic with 1043 transitions.
Support contains 201 out of 1243 places (down from 206) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 3 resets, run finished after 601 ms. (steps per millisecond=16 ) properties (out of 102) seen :98
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 87 ms. (steps per millisecond=114 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 102 ms. (steps per millisecond=98 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 104 ms. (steps per millisecond=96 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 74 ms. (steps per millisecond=135 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-20 01:34:56] [INFO ] Invariant cache hit.
[2023-03-20 01:34:57] [INFO ] [Real]Absence check using 441 positive place invariants in 232 ms returned sat
[2023-03-20 01:34:58] [INFO ] After 2070ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-20 01:34:59] [INFO ] [Nat]Absence check using 441 positive place invariants in 122 ms returned sat
[2023-03-20 01:35:00] [INFO ] After 1436ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-20 01:35:01] [INFO ] After 2471ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 610 ms.
[2023-03-20 01:35:02] [INFO ] After 4014ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
Parikh walk visited 0 properties in 545 ms.
Support contains 14 out of 1243 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 1241 transition count 1041
Partial Free-agglomeration rule applied 349 times.
Drop transitions removed 349 transitions
Iterating global reduction 0 with 349 rules applied. Total rules applied 353 place count 1241 transition count 1041
Applied a total of 353 rules in 279 ms. Remains 1241 /1243 variables (removed 2) and now considering 1041/1043 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 279 ms. Remains : 1241/1243 places, 1041/1043 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 233 ms. (steps per millisecond=42 ) properties (out of 4) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 67 ms. (steps per millisecond=149 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 58 ms. (steps per millisecond=172 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 1041 rows 1241 cols
[2023-03-20 01:35:03] [INFO ] Computed 441 place invariants in 48 ms
[2023-03-20 01:35:04] [INFO ] [Real]Absence check using 415 positive place invariants in 113 ms returned sat
[2023-03-20 01:35:04] [INFO ] [Real]Absence check using 415 positive and 26 generalized place invariants in 11 ms returned sat
[2023-03-20 01:35:05] [INFO ] After 1495ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-20 01:35:05] [INFO ] [Nat]Absence check using 415 positive place invariants in 98 ms returned sat
[2023-03-20 01:35:05] [INFO ] [Nat]Absence check using 415 positive and 26 generalized place invariants in 12 ms returned sat
[2023-03-20 01:35:07] [INFO ] After 1669ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-20 01:35:07] [INFO ] Deduced a trap composed of 11 places in 98 ms of which 2 ms to minimize.
[2023-03-20 01:35:08] [INFO ] Deduced a trap composed of 12 places in 279 ms of which 1 ms to minimize.
[2023-03-20 01:35:08] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 534 ms
[2023-03-20 01:35:09] [INFO ] Deduced a trap composed of 10 places in 170 ms of which 21 ms to minimize.
[2023-03-20 01:35:09] [INFO ] Deduced a trap composed of 11 places in 255 ms of which 0 ms to minimize.
[2023-03-20 01:35:09] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 657 ms
[2023-03-20 01:35:09] [INFO ] After 3867ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 542 ms.
[2023-03-20 01:35:10] [INFO ] After 4901ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 256 ms.
Support contains 7 out of 1241 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1241/1241 places, 1041/1041 transitions.
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 1241 transition count 1041
Applied a total of 2 rules in 206 ms. Remains 1241 /1241 variables (removed 0) and now considering 1041/1041 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 206 ms. Remains : 1241/1241 places, 1041/1041 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 219 ms. (steps per millisecond=45 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 59 ms. (steps per millisecond=169 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 189644 steps, run timeout after 3040 ms. (steps per millisecond=62 ) properties seen :{1=1}
Probabilistic random walk after 189644 steps, saw 183061 distinct states, run finished after 3042 ms. (steps per millisecond=62 ) properties seen :1
Running SMT prover for 1 properties.
// Phase 1: matrix 1041 rows 1241 cols
[2023-03-20 01:35:14] [INFO ] Computed 441 place invariants in 49 ms
[2023-03-20 01:35:14] [INFO ] [Real]Absence check using 414 positive place invariants in 113 ms returned sat
[2023-03-20 01:35:14] [INFO ] [Real]Absence check using 414 positive and 27 generalized place invariants in 5 ms returned sat
[2023-03-20 01:35:15] [INFO ] After 1218ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-20 01:35:16] [INFO ] [Nat]Absence check using 414 positive place invariants in 158 ms returned sat
[2023-03-20 01:35:16] [INFO ] [Nat]Absence check using 414 positive and 27 generalized place invariants in 17 ms returned sat
[2023-03-20 01:35:16] [INFO ] After 759ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-20 01:35:17] [INFO ] Deduced a trap composed of 5 places in 304 ms of which 14 ms to minimize.
[2023-03-20 01:35:17] [INFO ] Deduced a trap composed of 9 places in 325 ms of which 2 ms to minimize.
[2023-03-20 01:35:18] [INFO ] Deduced a trap composed of 7 places in 354 ms of which 1 ms to minimize.
[2023-03-20 01:35:18] [INFO ] Deduced a trap composed of 7 places in 246 ms of which 0 ms to minimize.
[2023-03-20 01:35:18] [INFO ] Deduced a trap composed of 7 places in 376 ms of which 1 ms to minimize.
[2023-03-20 01:35:19] [INFO ] Deduced a trap composed of 12 places in 272 ms of which 0 ms to minimize.
[2023-03-20 01:35:19] [INFO ] Deduced a trap composed of 6 places in 563 ms of which 1 ms to minimize.
[2023-03-20 01:35:20] [INFO ] Deduced a trap composed of 9 places in 429 ms of which 0 ms to minimize.
[2023-03-20 01:35:20] [INFO ] Deduced a trap composed of 6 places in 420 ms of which 1 ms to minimize.
[2023-03-20 01:35:20] [INFO ] Deduced a trap composed of 10 places in 216 ms of which 1 ms to minimize.
[2023-03-20 01:35:21] [INFO ] Deduced a trap composed of 7 places in 290 ms of which 0 ms to minimize.
[2023-03-20 01:35:21] [INFO ] Deduced a trap composed of 7 places in 299 ms of which 1 ms to minimize.
[2023-03-20 01:35:21] [INFO ] Deduced a trap composed of 7 places in 196 ms of which 1 ms to minimize.
[2023-03-20 01:35:22] [INFO ] Deduced a trap composed of 6 places in 214 ms of which 0 ms to minimize.
[2023-03-20 01:35:22] [INFO ] Deduced a trap composed of 7 places in 208 ms of which 0 ms to minimize.
[2023-03-20 01:35:22] [INFO ] Deduced a trap composed of 6 places in 210 ms of which 1 ms to minimize.
[2023-03-20 01:35:23] [INFO ] Deduced a trap composed of 7 places in 274 ms of which 1 ms to minimize.
[2023-03-20 01:35:23] [INFO ] Deduced a trap composed of 7 places in 120 ms of which 1 ms to minimize.
[2023-03-20 01:35:23] [INFO ] Deduced a trap composed of 7 places in 138 ms of which 0 ms to minimize.
[2023-03-20 01:35:23] [INFO ] Deduced a trap composed of 32 places in 200 ms of which 0 ms to minimize.
[2023-03-20 01:35:24] [INFO ] Deduced a trap composed of 24 places in 366 ms of which 0 ms to minimize.
[2023-03-20 01:35:24] [INFO ] Deduced a trap composed of 36 places in 174 ms of which 0 ms to minimize.
[2023-03-20 01:35:24] [INFO ] Deduced a trap composed of 41 places in 195 ms of which 0 ms to minimize.
[2023-03-20 01:35:24] [INFO ] Deduced a trap composed of 18 places in 152 ms of which 1 ms to minimize.
[2023-03-20 01:35:24] [INFO ] Trap strengthening (SAT) tested/added 25/24 trap constraints in 8087 ms
[2023-03-20 01:35:24] [INFO ] After 8899ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 70 ms.
[2023-03-20 01:35:25] [INFO ] After 9665ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 10 ms.
Support contains 4 out of 1241 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1241/1241 places, 1041/1041 transitions.
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 1241 transition count 1041
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 1240 transition count 1040
Applied a total of 2 rules in 176 ms. Remains 1240 /1241 variables (removed 1) and now considering 1040/1041 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 176 ms. Remains : 1240/1241 places, 1040/1041 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 106 ms. (steps per millisecond=94 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 198601 steps, run timeout after 3016 ms. (steps per millisecond=65 ) properties seen :{}
Probabilistic random walk after 198601 steps, saw 193433 distinct states, run finished after 3020 ms. (steps per millisecond=65 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 1040 rows 1240 cols
[2023-03-20 01:35:28] [INFO ] Computed 441 place invariants in 6 ms
[2023-03-20 01:35:29] [INFO ] [Real]Absence check using 423 positive place invariants in 93 ms returned sat
[2023-03-20 01:35:29] [INFO ] [Real]Absence check using 423 positive and 18 generalized place invariants in 9 ms returned sat
[2023-03-20 01:35:29] [INFO ] After 1287ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-20 01:35:30] [INFO ] [Nat]Absence check using 423 positive place invariants in 81 ms returned sat
[2023-03-20 01:35:30] [INFO ] [Nat]Absence check using 423 positive and 18 generalized place invariants in 17 ms returned sat
[2023-03-20 01:35:30] [INFO ] After 655ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-20 01:35:31] [INFO ] Deduced a trap composed of 4 places in 290 ms of which 0 ms to minimize.
[2023-03-20 01:35:31] [INFO ] Deduced a trap composed of 4 places in 389 ms of which 0 ms to minimize.
[2023-03-20 01:35:31] [INFO ] Deduced a trap composed of 4 places in 316 ms of which 1 ms to minimize.
[2023-03-20 01:35:32] [INFO ] Deduced a trap composed of 4 places in 307 ms of which 1 ms to minimize.
[2023-03-20 01:35:32] [INFO ] Deduced a trap composed of 5 places in 238 ms of which 1 ms to minimize.
[2023-03-20 01:35:32] [INFO ] Deduced a trap composed of 6 places in 330 ms of which 1 ms to minimize.
[2023-03-20 01:35:33] [INFO ] Deduced a trap composed of 4 places in 372 ms of which 1 ms to minimize.
[2023-03-20 01:35:33] [INFO ] Deduced a trap composed of 6 places in 242 ms of which 0 ms to minimize.
[2023-03-20 01:35:34] [INFO ] Deduced a trap composed of 12 places in 290 ms of which 13 ms to minimize.
[2023-03-20 01:35:34] [INFO ] Deduced a trap composed of 6 places in 254 ms of which 0 ms to minimize.
[2023-03-20 01:35:34] [INFO ] Deduced a trap composed of 6 places in 239 ms of which 1 ms to minimize.
[2023-03-20 01:35:34] [INFO ] Deduced a trap composed of 5 places in 137 ms of which 2 ms to minimize.
[2023-03-20 01:35:35] [INFO ] Deduced a trap composed of 4 places in 130 ms of which 0 ms to minimize.
[2023-03-20 01:35:35] [INFO ] Deduced a trap composed of 4 places in 181 ms of which 0 ms to minimize.
[2023-03-20 01:35:35] [INFO ] Deduced a trap composed of 11 places in 148 ms of which 0 ms to minimize.
[2023-03-20 01:35:35] [INFO ] Deduced a trap composed of 8 places in 141 ms of which 1 ms to minimize.
[2023-03-20 01:35:35] [INFO ] Deduced a trap composed of 8 places in 100 ms of which 0 ms to minimize.
[2023-03-20 01:35:36] [INFO ] Deduced a trap composed of 9 places in 94 ms of which 1 ms to minimize.
[2023-03-20 01:35:36] [INFO ] Deduced a trap composed of 4 places in 187 ms of which 0 ms to minimize.
[2023-03-20 01:35:36] [INFO ] Deduced a trap composed of 5 places in 176 ms of which 1 ms to minimize.
[2023-03-20 01:35:36] [INFO ] Deduced a trap composed of 4 places in 179 ms of which 1 ms to minimize.
[2023-03-20 01:35:37] [INFO ] Deduced a trap composed of 5 places in 219 ms of which 1 ms to minimize.
[2023-03-20 01:35:37] [INFO ] Deduced a trap composed of 4 places in 348 ms of which 1 ms to minimize.
[2023-03-20 01:35:37] [INFO ] Deduced a trap composed of 4 places in 174 ms of which 32 ms to minimize.
[2023-03-20 01:35:38] [INFO ] Deduced a trap composed of 6 places in 148 ms of which 1 ms to minimize.
[2023-03-20 01:35:38] [INFO ] Deduced a trap composed of 6 places in 230 ms of which 1 ms to minimize.
[2023-03-20 01:35:38] [INFO ] Deduced a trap composed of 8 places in 157 ms of which 1 ms to minimize.
[2023-03-20 01:35:38] [INFO ] Deduced a trap composed of 4 places in 214 ms of which 1 ms to minimize.
[2023-03-20 01:35:38] [INFO ] Trap strengthening (SAT) tested/added 29/28 trap constraints in 8148 ms
[2023-03-20 01:35:39] [INFO ] After 8859ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 80 ms.
[2023-03-20 01:35:39] [INFO ] After 9370ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 9 ms.
Support contains 4 out of 1240 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1240/1240 places, 1040/1040 transitions.
Applied a total of 0 rules in 54 ms. Remains 1240 /1240 variables (removed 0) and now considering 1040/1040 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 54 ms. Remains : 1240/1240 places, 1040/1040 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1240/1240 places, 1040/1040 transitions.
Applied a total of 0 rules in 48 ms. Remains 1240 /1240 variables (removed 0) and now considering 1040/1040 (removed 0) transitions.
[2023-03-20 01:35:39] [INFO ] Invariant cache hit.
[2023-03-20 01:35:40] [INFO ] Implicit Places using invariants in 1422 ms returned []
[2023-03-20 01:35:40] [INFO ] Invariant cache hit.
[2023-03-20 01:35:43] [INFO ] Implicit Places using invariants and state equation in 2713 ms returned []
Implicit Place search using SMT with State Equation took 4173 ms to find 0 implicit places.
[2023-03-20 01:35:43] [INFO ] Redundant transitions in 65 ms returned []
[2023-03-20 01:35:43] [INFO ] Invariant cache hit.
[2023-03-20 01:35:44] [INFO ] Dead Transitions using invariants and state equation in 825 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5144 ms. Remains : 1240/1240 places, 1040/1040 transitions.
Applied a total of 0 rules in 35 ms. Remains 1240 /1240 variables (removed 0) and now considering 1040/1040 (removed 0) transitions.
Running SMT prover for 1 properties.
[2023-03-20 01:35:44] [INFO ] Invariant cache hit.
[2023-03-20 01:35:44] [INFO ] [Real]Absence check using 423 positive place invariants in 104 ms returned sat
[2023-03-20 01:35:44] [INFO ] [Real]Absence check using 423 positive and 18 generalized place invariants in 4 ms returned sat
[2023-03-20 01:35:45] [INFO ] After 1150ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-20 01:35:45] [INFO ] [Nat]Absence check using 423 positive place invariants in 73 ms returned sat
[2023-03-20 01:35:45] [INFO ] [Nat]Absence check using 423 positive and 18 generalized place invariants in 4 ms returned sat
[2023-03-20 01:35:46] [INFO ] After 596ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-20 01:35:46] [INFO ] Deduced a trap composed of 8 places in 426 ms of which 24 ms to minimize.
[2023-03-20 01:35:47] [INFO ] Deduced a trap composed of 6 places in 476 ms of which 1 ms to minimize.
[2023-03-20 01:35:47] [INFO ] Deduced a trap composed of 6 places in 281 ms of which 1 ms to minimize.
[2023-03-20 01:35:48] [INFO ] Deduced a trap composed of 6 places in 676 ms of which 9 ms to minimize.
[2023-03-20 01:35:49] [INFO ] Deduced a trap composed of 6 places in 738 ms of which 0 ms to minimize.
[2023-03-20 01:35:49] [INFO ] Deduced a trap composed of 5 places in 217 ms of which 0 ms to minimize.
[2023-03-20 01:35:49] [INFO ] Deduced a trap composed of 5 places in 218 ms of which 1 ms to minimize.
[2023-03-20 01:35:50] [INFO ] Deduced a trap composed of 5 places in 299 ms of which 1 ms to minimize.
[2023-03-20 01:35:51] [INFO ] Deduced a trap composed of 5 places in 210 ms of which 1 ms to minimize.
[2023-03-20 01:35:51] [INFO ] Deduced a trap composed of 6 places in 244 ms of which 1 ms to minimize.
[2023-03-20 01:35:51] [INFO ] Deduced a trap composed of 5 places in 189 ms of which 0 ms to minimize.
[2023-03-20 01:35:52] [INFO ] Deduced a trap composed of 4 places in 239 ms of which 1 ms to minimize.
[2023-03-20 01:35:52] [INFO ] Deduced a trap composed of 4 places in 336 ms of which 1 ms to minimize.
[2023-03-20 01:35:52] [INFO ] Deduced a trap composed of 6 places in 159 ms of which 0 ms to minimize.
[2023-03-20 01:35:53] [INFO ] Deduced a trap composed of 5 places in 136 ms of which 0 ms to minimize.
[2023-03-20 01:35:53] [INFO ] Deduced a trap composed of 5 places in 150 ms of which 0 ms to minimize.
[2023-03-20 01:35:53] [INFO ] Deduced a trap composed of 7 places in 336 ms of which 1 ms to minimize.
[2023-03-20 01:35:54] [INFO ] Deduced a trap composed of 6 places in 203 ms of which 1 ms to minimize.
[2023-03-20 01:35:54] [INFO ] Deduced a trap composed of 8 places in 248 ms of which 1 ms to minimize.
[2023-03-20 01:35:54] [INFO ] Deduced a trap composed of 4 places in 152 ms of which 1 ms to minimize.
[2023-03-20 01:35:54] [INFO ] Deduced a trap composed of 4 places in 248 ms of which 1 ms to minimize.
[2023-03-20 01:35:55] [INFO ] Deduced a trap composed of 6 places in 206 ms of which 1 ms to minimize.
[2023-03-20 01:35:55] [INFO ] Deduced a trap composed of 4 places in 208 ms of which 0 ms to minimize.
[2023-03-20 01:35:55] [INFO ] Deduced a trap composed of 4 places in 138 ms of which 3 ms to minimize.
[2023-03-20 01:35:55] [INFO ] Deduced a trap composed of 4 places in 164 ms of which 1 ms to minimize.
[2023-03-20 01:35:56] [INFO ] Deduced a trap composed of 5 places in 156 ms of which 1 ms to minimize.
[2023-03-20 01:35:56] [INFO ] Deduced a trap composed of 9 places in 129 ms of which 0 ms to minimize.
[2023-03-20 01:35:56] [INFO ] Deduced a trap composed of 8 places in 161 ms of which 1 ms to minimize.
[2023-03-20 01:35:56] [INFO ] Deduced a trap composed of 6 places in 152 ms of which 1 ms to minimize.
[2023-03-20 01:35:57] [INFO ] Deduced a trap composed of 5 places in 124 ms of which 1 ms to minimize.
[2023-03-20 01:35:57] [INFO ] Deduced a trap composed of 4 places in 123 ms of which 0 ms to minimize.
[2023-03-20 01:35:57] [INFO ] Deduced a trap composed of 4 places in 152 ms of which 1 ms to minimize.
[2023-03-20 01:35:57] [INFO ] Deduced a trap composed of 4 places in 217 ms of which 1 ms to minimize.
[2023-03-20 01:35:57] [INFO ] Deduced a trap composed of 5 places in 163 ms of which 0 ms to minimize.
[2023-03-20 01:35:58] [INFO ] Deduced a trap composed of 5 places in 263 ms of which 0 ms to minimize.
[2023-03-20 01:35:59] [INFO ] Deduced a trap composed of 6 places in 272 ms of which 1 ms to minimize.
[2023-03-20 01:35:59] [INFO ] Deduced a trap composed of 6 places in 182 ms of which 1 ms to minimize.
[2023-03-20 01:36:00] [INFO ] Deduced a trap composed of 4 places in 475 ms of which 0 ms to minimize.
[2023-03-20 01:36:01] [INFO ] Deduced a trap composed of 4 places in 1008 ms of which 1 ms to minimize.
[2023-03-20 01:36:02] [INFO ] Deduced a trap composed of 6 places in 1654 ms of which 1 ms to minimize.
[2023-03-20 01:36:03] [INFO ] Deduced a trap composed of 4 places in 650 ms of which 1 ms to minimize.
[2023-03-20 01:36:03] [INFO ] Deduced a trap composed of 5 places in 176 ms of which 1 ms to minimize.
[2023-03-20 01:36:04] [INFO ] Deduced a trap composed of 5 places in 438 ms of which 1 ms to minimize.
[2023-03-20 01:36:06] [INFO ] Deduced a trap composed of 5 places in 180 ms of which 2 ms to minimize.
[2023-03-20 01:36:07] [INFO ] Deduced a trap composed of 4 places in 511 ms of which 1 ms to minimize.
[2023-03-20 01:36:07] [INFO ] Deduced a trap composed of 4 places in 408 ms of which 0 ms to minimize.
[2023-03-20 01:36:08] [INFO ] Deduced a trap composed of 4 places in 389 ms of which 1 ms to minimize.
[2023-03-20 01:36:09] [INFO ] Deduced a trap composed of 8 places in 161 ms of which 1 ms to minimize.
[2023-03-20 01:36:09] [INFO ] Deduced a trap composed of 5 places in 213 ms of which 1 ms to minimize.
[2023-03-20 01:36:09] [INFO ] Deduced a trap composed of 11 places in 165 ms of which 0 ms to minimize.
[2023-03-20 01:36:09] [INFO ] Deduced a trap composed of 6 places in 149 ms of which 0 ms to minimize.
[2023-03-20 01:36:10] [INFO ] Deduced a trap composed of 4 places in 138 ms of which 0 ms to minimize.
[2023-03-20 01:36:10] [INFO ] Deduced a trap composed of 8 places in 635 ms of which 0 ms to minimize.
[2023-03-20 01:36:10] [INFO ] Trap strengthening (SAT) tested/added 54/53 trap constraints in 24276 ms
[2023-03-20 01:36:10] [INFO ] After 24937ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 67 ms.
[2023-03-20 01:36:10] [INFO ] After 25361ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
[2023-03-20 01:36:10] [INFO ] Flatten gal took : 65 ms
[2023-03-20 01:36:11] [INFO ] Flatten gal took : 66 ms
[2023-03-20 01:36:11] [INFO ] Input system was already deterministic with 1043 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 3 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 1241 transition count 1041
Applied a total of 4 rules in 119 ms. Remains 1241 /1243 variables (removed 2) and now considering 1041/1043 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 120 ms. Remains : 1241/1243 places, 1041/1043 transitions.
[2023-03-20 01:36:11] [INFO ] Flatten gal took : 46 ms
[2023-03-20 01:36:11] [INFO ] Flatten gal took : 48 ms
[2023-03-20 01:36:11] [INFO ] Input system was already deterministic with 1041 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 4 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 1241 transition count 1041
Applied a total of 4 rules in 82 ms. Remains 1241 /1243 variables (removed 2) and now considering 1041/1043 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 82 ms. Remains : 1241/1243 places, 1041/1043 transitions.
[2023-03-20 01:36:11] [INFO ] Flatten gal took : 44 ms
[2023-03-20 01:36:11] [INFO ] Flatten gal took : 43 ms
[2023-03-20 01:36:11] [INFO ] Input system was already deterministic with 1041 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Applied a total of 0 rules in 35 ms. Remains 1243 /1243 variables (removed 0) and now considering 1043/1043 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 35 ms. Remains : 1243/1243 places, 1043/1043 transitions.
[2023-03-20 01:36:11] [INFO ] Flatten gal took : 41 ms
[2023-03-20 01:36:11] [INFO ] Flatten gal took : 42 ms
[2023-03-20 01:36:12] [INFO ] Input system was already deterministic with 1043 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Applied a total of 0 rules in 23 ms. Remains 1243 /1243 variables (removed 0) and now considering 1043/1043 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 35 ms. Remains : 1243/1243 places, 1043/1043 transitions.
[2023-03-20 01:36:12] [INFO ] Flatten gal took : 47 ms
[2023-03-20 01:36:12] [INFO ] Flatten gal took : 41 ms
[2023-03-20 01:36:12] [INFO ] Input system was already deterministic with 1043 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Applied a total of 0 rules in 20 ms. Remains 1243 /1243 variables (removed 0) and now considering 1043/1043 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 33 ms. Remains : 1243/1243 places, 1043/1043 transitions.
[2023-03-20 01:36:12] [INFO ] Flatten gal took : 50 ms
[2023-03-20 01:36:12] [INFO ] Flatten gal took : 38 ms
[2023-03-20 01:36:12] [INFO ] Input system was already deterministic with 1043 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Applied a total of 0 rules in 27 ms. Remains 1243 /1243 variables (removed 0) and now considering 1043/1043 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 27 ms. Remains : 1243/1243 places, 1043/1043 transitions.
[2023-03-20 01:36:12] [INFO ] Flatten gal took : 39 ms
[2023-03-20 01:36:12] [INFO ] Flatten gal took : 54 ms
[2023-03-20 01:36:12] [INFO ] Input system was already deterministic with 1043 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 1241 transition count 1041
Applied a total of 4 rules in 67 ms. Remains 1241 /1243 variables (removed 2) and now considering 1041/1043 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 67 ms. Remains : 1241/1243 places, 1041/1043 transitions.
[2023-03-20 01:36:12] [INFO ] Flatten gal took : 35 ms
[2023-03-20 01:36:12] [INFO ] Flatten gal took : 35 ms
[2023-03-20 01:36:12] [INFO ] Input system was already deterministic with 1041 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 1241 transition count 1041
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 1240 transition count 1040
Applied a total of 4 rules in 103 ms. Remains 1240 /1243 variables (removed 3) and now considering 1040/1043 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 103 ms. Remains : 1240/1243 places, 1040/1043 transitions.
[2023-03-20 01:36:13] [INFO ] Flatten gal took : 40 ms
[2023-03-20 01:36:13] [INFO ] Flatten gal took : 31 ms
[2023-03-20 01:36:13] [INFO ] Input system was already deterministic with 1040 transitions.
Finished random walk after 1876 steps, including 0 resets, run visited all 1 properties in 16 ms. (steps per millisecond=117 )
FORMULA ShieldPPPs-PT-040A-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Applied a total of 0 rules in 20 ms. Remains 1243 /1243 variables (removed 0) and now considering 1043/1043 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 1243/1243 places, 1043/1043 transitions.
[2023-03-20 01:36:13] [INFO ] Flatten gal took : 34 ms
[2023-03-20 01:36:13] [INFO ] Flatten gal took : 36 ms
[2023-03-20 01:36:13] [INFO ] Input system was already deterministic with 1043 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Applied a total of 0 rules in 20 ms. Remains 1243 /1243 variables (removed 0) and now considering 1043/1043 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 1243/1243 places, 1043/1043 transitions.
[2023-03-20 01:36:13] [INFO ] Flatten gal took : 34 ms
[2023-03-20 01:36:13] [INFO ] Flatten gal took : 39 ms
[2023-03-20 01:36:13] [INFO ] Input system was already deterministic with 1043 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Applied a total of 0 rules in 22 ms. Remains 1243 /1243 variables (removed 0) and now considering 1043/1043 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 1243/1243 places, 1043/1043 transitions.
[2023-03-20 01:36:13] [INFO ] Flatten gal took : 34 ms
[2023-03-20 01:36:13] [INFO ] Flatten gal took : 35 ms
[2023-03-20 01:36:13] [INFO ] Input system was already deterministic with 1043 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Applied a total of 0 rules in 61 ms. Remains 1243 /1243 variables (removed 0) and now considering 1043/1043 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 62 ms. Remains : 1243/1243 places, 1043/1043 transitions.
[2023-03-20 01:36:13] [INFO ] Flatten gal took : 74 ms
[2023-03-20 01:36:13] [INFO ] Flatten gal took : 44 ms
[2023-03-20 01:36:13] [INFO ] Input system was already deterministic with 1043 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Applied a total of 0 rules in 40 ms. Remains 1243 /1243 variables (removed 0) and now considering 1043/1043 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40 ms. Remains : 1243/1243 places, 1043/1043 transitions.
[2023-03-20 01:36:14] [INFO ] Flatten gal took : 65 ms
[2023-03-20 01:36:14] [INFO ] Flatten gal took : 40 ms
[2023-03-20 01:36:14] [INFO ] Input system was already deterministic with 1043 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Applied a total of 0 rules in 54 ms. Remains 1243 /1243 variables (removed 0) and now considering 1043/1043 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 54 ms. Remains : 1243/1243 places, 1043/1043 transitions.
[2023-03-20 01:36:14] [INFO ] Flatten gal took : 51 ms
[2023-03-20 01:36:14] [INFO ] Flatten gal took : 38 ms
[2023-03-20 01:36:14] [INFO ] Input system was already deterministic with 1043 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 3 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 1241 transition count 1041
Applied a total of 4 rules in 60 ms. Remains 1241 /1243 variables (removed 2) and now considering 1041/1043 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 60 ms. Remains : 1241/1243 places, 1041/1043 transitions.
[2023-03-20 01:36:14] [INFO ] Flatten gal took : 37 ms
[2023-03-20 01:36:14] [INFO ] Flatten gal took : 39 ms
[2023-03-20 01:36:14] [INFO ] Input system was already deterministic with 1041 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1243/1243 places, 1043/1043 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 3 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 1241 transition count 1041
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 3 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 1240 transition count 1040
Applied a total of 4 rules in 99 ms. Remains 1240 /1243 variables (removed 3) and now considering 1040/1043 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 99 ms. Remains : 1240/1243 places, 1040/1043 transitions.
[2023-03-20 01:36:14] [INFO ] Flatten gal took : 52 ms
[2023-03-20 01:36:14] [INFO ] Flatten gal took : 31 ms
[2023-03-20 01:36:15] [INFO ] Input system was already deterministic with 1040 transitions.
[2023-03-20 01:36:15] [INFO ] Flatten gal took : 37 ms
[2023-03-20 01:36:15] [INFO ] Flatten gal took : 38 ms
[2023-03-20 01:36:15] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-20 01:36:15] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1243 places, 1043 transitions and 4006 arcs took 5 ms.
Total runtime 86905 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ShieldPPPs-PT-040A
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/380
CTLFireability

FORMULA ShieldPPPs-PT-040A-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPs-PT-040A-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPs-PT-040A-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPs-PT-040A-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPs-PT-040A-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPs-PT-040A-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPs-PT-040A-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPs-PT-040A-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPs-PT-040A-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPs-PT-040A-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPs-PT-040A-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPs-PT-040A-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679276425231

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ sed s/.jar//
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/380/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/380/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/380/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 10 (type EXCL) for 9 ShieldPPPs-PT-040A-CTLFireability-03
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 61 (type FNDP) for 33 ShieldPPPs-PT-040A-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 33 ShieldPPPs-PT-040A-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 33 ShieldPPPs-PT-040A-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 10 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-03
lola: result : false
lola: markings : 532
lola: fired transitions : 1067
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 25 (type EXCL) for 24 ShieldPPPs-PT-040A-CTLFireability-09
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type FNDP) for ShieldPPPs-PT-040A-CTLFireability-12
lola: result : true
lola: fired transitions : 53
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 62 (type EQUN) for ShieldPPPs-PT-040A-CTLFireability-12 (obsolete)
lola: CANCELED task # 64 (type SRCH) for ShieldPPPs-PT-040A-CTLFireability-12 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 64 (type SRCH) for ShieldPPPs-PT-040A-CTLFireability-12
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 25 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-09
lola: result : true
lola: markings : 1414
lola: fired transitions : 1413
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 ShieldPPPs-PT-040A-CTLFireability-08
lola: time limit : 276 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/380/CTLFireability-62.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 4/276 3/32 ShieldPPPs-PT-040A-CTLFireability-08 353260 m, 70652 m/sec, 788916 t fired, .

Time elapsed: 9 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 9/276 7/32 ShieldPPPs-PT-040A-CTLFireability-08 768845 m, 83117 m/sec, 1782206 t fired, .

Time elapsed: 14 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 14/276 10/32 ShieldPPPs-PT-040A-CTLFireability-08 1163113 m, 78853 m/sec, 2758296 t fired, .

Time elapsed: 19 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 19/276 13/32 ShieldPPPs-PT-040A-CTLFireability-08 1523017 m, 71980 m/sec, 3745829 t fired, .

Time elapsed: 24 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 24/276 15/32 ShieldPPPs-PT-040A-CTLFireability-08 1863460 m, 68088 m/sec, 4733110 t fired, .

Time elapsed: 29 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 29/276 18/32 ShieldPPPs-PT-040A-CTLFireability-08 2207779 m, 68863 m/sec, 5721482 t fired, .

Time elapsed: 34 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 34/276 21/32 ShieldPPPs-PT-040A-CTLFireability-08 2597263 m, 77896 m/sec, 6709263 t fired, .

Time elapsed: 39 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 39/276 25/32 ShieldPPPs-PT-040A-CTLFireability-08 3001696 m, 80886 m/sec, 7703347 t fired, .

Time elapsed: 44 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 44/276 28/32 ShieldPPPs-PT-040A-CTLFireability-08 3370590 m, 73778 m/sec, 8684163 t fired, .

Time elapsed: 49 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 49/276 30/32 ShieldPPPs-PT-040A-CTLFireability-08 3711819 m, 68245 m/sec, 9681650 t fired, .

Time elapsed: 54 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 22 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 59 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 49 (type EXCL) for 48 ShieldPPPs-PT-040A-CTLFireability-13
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-13
lola: result : true
lola: markings : 9722
lola: fired transitions : 9722
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 ShieldPPPs-PT-040A-CTLFireability-11
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-11
lola: result : false
lola: markings : 80341
lola: fired transitions : 98439
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 ShieldPPPs-PT-040A-CTLFireability-10
lola: time limit : 354 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 4/354 7/32 ShieldPPPs-PT-040A-CTLFireability-10 752136 m, 150427 m/sec, 772400 t fired, .

Time elapsed: 64 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 28 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-10
lola: result : false
lola: markings : 1251798
lola: fired transitions : 1614569
lola: time used : 9.000000
lola: memory pages used : 11
lola: LAUNCH task # 16 (type EXCL) for 15 ShieldPPPs-PT-040A-CTLFireability-05
lola: time limit : 392 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 0/392 1/32 ShieldPPPs-PT-040A-CTLFireability-05 36480 m, 7296 m/sec, 49043 t fired, .

Time elapsed: 69 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 16 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-05
lola: result : true
lola: markings : 43101
lola: fired transitions : 62428
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 ShieldPPPs-PT-040A-CTLFireability-04
lola: time limit : 441 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-04
lola: result : true
lola: markings : 7767
lola: fired transitions : 7770
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 ShieldPPPs-PT-040A-CTLFireability-02
lola: time limit : 504 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-02
lola: result : true
lola: markings : 762
lola: fired transitions : 811
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 65 (type EXCL) for 54 ShieldPPPs-PT-040A-CTLFireability-15
lola: time limit : 588 sec
lola: memory limit: 32 pages
lola: FINISHED task # 65 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-15
lola: result : true
lola: markings : 43507
lola: fired transitions : 49547
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type EXCL) for 54 ShieldPPPs-PT-040A-CTLFireability-15
lola: time limit : 706 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-15
lola: result : true
lola: markings : 9272
lola: fired transitions : 9271
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 ShieldPPPs-PT-040A-CTLFireability-06
lola: time limit : 882 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-06
lola: result : true
lola: markings : 502
lola: fired transitions : 502
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ShieldPPPs-PT-040A-CTLFireability-01
lola: time limit : 1176 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-01
lola: result : false
lola: markings : 7302
lola: fired transitions : 21904
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 ShieldPPPs-PT-040A-CTLFireability-14
lola: time limit : 1765 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 4/1765 2/32 ShieldPPPs-PT-040A-CTLFireability-14 173095 m, 34619 m/sec, 829414 t fired, .

Time elapsed: 74 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 9/1765 4/32 ShieldPPPs-PT-040A-CTLFireability-14 344146 m, 34210 m/sec, 1831114 t fired, .

Time elapsed: 79 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 14/1765 5/32 ShieldPPPs-PT-040A-CTLFireability-14 498774 m, 30925 m/sec, 2827470 t fired, .

Time elapsed: 84 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 19/1765 6/32 ShieldPPPs-PT-040A-CTLFireability-14 643403 m, 28925 m/sec, 3824221 t fired, .

Time elapsed: 89 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 24/1765 8/32 ShieldPPPs-PT-040A-CTLFireability-14 811931 m, 33705 m/sec, 4879308 t fired, .

Time elapsed: 94 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 29/1765 9/32 ShieldPPPs-PT-040A-CTLFireability-14 989231 m, 35460 m/sec, 5945277 t fired, .

Time elapsed: 99 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 34/1765 11/32 ShieldPPPs-PT-040A-CTLFireability-14 1146036 m, 31361 m/sec, 7015342 t fired, .

Time elapsed: 104 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 39/1765 12/32 ShieldPPPs-PT-040A-CTLFireability-14 1305540 m, 31900 m/sec, 8080575 t fired, .

Time elapsed: 109 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 44/1765 14/32 ShieldPPPs-PT-040A-CTLFireability-14 1478404 m, 34572 m/sec, 9142542 t fired, .

Time elapsed: 114 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 49/1765 15/32 ShieldPPPs-PT-040A-CTLFireability-14 1630552 m, 30429 m/sec, 10204922 t fired, .

Time elapsed: 119 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 54/1765 16/32 ShieldPPPs-PT-040A-CTLFireability-14 1792730 m, 32435 m/sec, 11274221 t fired, .

Time elapsed: 124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 60/1765 18/32 ShieldPPPs-PT-040A-CTLFireability-14 1960076 m, 33469 m/sec, 12343847 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 65/1765 19/32 ShieldPPPs-PT-040A-CTLFireability-14 2113021 m, 30589 m/sec, 13404238 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 70/1765 21/32 ShieldPPPs-PT-040A-CTLFireability-14 2275401 m, 32476 m/sec, 14470858 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 75/1765 22/32 ShieldPPPs-PT-040A-CTLFireability-14 2423209 m, 29561 m/sec, 15534557 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 80/1765 23/32 ShieldPPPs-PT-040A-CTLFireability-14 2570089 m, 29376 m/sec, 16592426 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 85/1765 25/32 ShieldPPPs-PT-040A-CTLFireability-14 2716543 m, 29290 m/sec, 17655088 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 90/1765 26/32 ShieldPPPs-PT-040A-CTLFireability-14 2859001 m, 28491 m/sec, 18715471 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 95/1765 27/32 ShieldPPPs-PT-040A-CTLFireability-14 3016577 m, 31515 m/sec, 19779381 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 100/1765 28/32 ShieldPPPs-PT-040A-CTLFireability-14 3159146 m, 28513 m/sec, 20844667 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 105/1765 30/32 ShieldPPPs-PT-040A-CTLFireability-14 3300595 m, 28289 m/sec, 21912406 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 110/1765 31/32 ShieldPPPs-PT-040A-CTLFireability-14 3436434 m, 27167 m/sec, 22971188 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 115/1765 32/32 ShieldPPPs-PT-040A-CTLFireability-14 3580482 m, 28809 m/sec, 24039533 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 52 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 1 (type EXCL) for 0 ShieldPPPs-PT-040A-CTLFireability-00
lola: time limit : 3410 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/3410 4/32 ShieldPPPs-PT-040A-CTLFireability-00 348262 m, 69652 m/sec, 992879 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/3410 7/32 ShieldPPPs-PT-040A-CTLFireability-00 680494 m, 66446 m/sec, 1987968 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/3410 10/32 ShieldPPPs-PT-040A-CTLFireability-00 987435 m, 61388 m/sec, 2987816 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/3410 12/32 ShieldPPPs-PT-040A-CTLFireability-00 1264715 m, 55456 m/sec, 3987864 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/3410 15/32 ShieldPPPs-PT-040A-CTLFireability-00 1535684 m, 54193 m/sec, 4986794 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/3410 17/32 ShieldPPPs-PT-040A-CTLFireability-00 1834059 m, 59675 m/sec, 5981107 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/3410 20/32 ShieldPPPs-PT-040A-CTLFireability-00 2159886 m, 65165 m/sec, 6973593 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/3410 23/32 ShieldPPPs-PT-040A-CTLFireability-00 2448590 m, 57740 m/sec, 7965082 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/3410 25/32 ShieldPPPs-PT-040A-CTLFireability-00 2702956 m, 50873 m/sec, 8955709 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/3410 27/32 ShieldPPPs-PT-040A-CTLFireability-00 2959797 m, 51368 m/sec, 9937186 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/3410 30/32 ShieldPPPs-PT-040A-CTLFireability-00 3278363 m, 63713 m/sec, 10920527 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for ShieldPPPs-PT-040A-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPs-PT-040A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldPPPs-PT-040A-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPs-PT-040A-CTLFireability-00: CTL unknown AGGR
ShieldPPPs-PT-040A-CTLFireability-01: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-02: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-03: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-04: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-05: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-06: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-08: CTL unknown AGGR
ShieldPPPs-PT-040A-CTLFireability-09: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-10: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-11: CTL false CTL model checker
ShieldPPPs-PT-040A-CTLFireability-12: DISJ true findpath
ShieldPPPs-PT-040A-CTLFireability-13: CTL true CTL model checker
ShieldPPPs-PT-040A-CTLFireability-14: CTL unknown AGGR
ShieldPPPs-PT-040A-CTLFireability-15: DISJ false DISJ


Time elapsed: 250 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldPPPs-PT-040A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ShieldPPPs-PT-040A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r391-oct2-167903715300482"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldPPPs-PT-040A.tgz
mv ShieldPPPs-PT-040A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;