fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r391-oct2-167903715000234
Last Updated
May 14, 2023

About the Execution of LoLa+red for ShieldIIPt-PT-004B

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
3048.731 168063.00 176275.00 78.30 TFFT?TF?FTFF?TF? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r391-oct2-167903715000234.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ShieldIIPt-PT-004B, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r391-oct2-167903715000234
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 532K
-rw-r--r-- 1 mcc users 9.1K Feb 25 17:06 CTLCardinality.txt
-rw-r--r-- 1 mcc users 105K Feb 25 17:06 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 25 17:05 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 25 17:05 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:56 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 17:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 126K Feb 25 17:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 17:06 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 17:06 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 67K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-00
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-01
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-02
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-03
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-04
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-05
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-06
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-07
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-08
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-09
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-10
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-11
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-12
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-13
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-14
FORMULA_NAME ShieldIIPt-PT-004B-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679270183664

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldIIPt-PT-004B
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 23:56:25] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 23:56:25] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 23:56:26] [INFO ] Load time of PNML (sax parser for PT used): 61 ms
[2023-03-19 23:56:26] [INFO ] Transformed 283 places.
[2023-03-19 23:56:26] [INFO ] Transformed 263 transitions.
[2023-03-19 23:56:26] [INFO ] Found NUPN structural information;
[2023-03-19 23:56:26] [INFO ] Parsed PT model containing 283 places and 263 transitions and 654 arcs in 213 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 113 out of 283 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 283/283 places, 263/263 transitions.
Discarding 25 places :
Symmetric choice reduction at 0 with 25 rule applications. Total rules 25 place count 258 transition count 238
Iterating global reduction 0 with 25 rules applied. Total rules applied 50 place count 258 transition count 238
Applied a total of 50 rules in 37 ms. Remains 258 /283 variables (removed 25) and now considering 238/263 (removed 25) transitions.
// Phase 1: matrix 238 rows 258 cols
[2023-03-19 23:56:26] [INFO ] Computed 37 place invariants in 7 ms
[2023-03-19 23:56:26] [INFO ] Implicit Places using invariants in 361 ms returned []
[2023-03-19 23:56:26] [INFO ] Invariant cache hit.
[2023-03-19 23:56:27] [INFO ] Implicit Places using invariants and state equation in 399 ms returned []
Implicit Place search using SMT with State Equation took 793 ms to find 0 implicit places.
[2023-03-19 23:56:27] [INFO ] Invariant cache hit.
[2023-03-19 23:56:27] [INFO ] Dead Transitions using invariants and state equation in 248 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 258/283 places, 238/263 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1079 ms. Remains : 258/283 places, 238/263 transitions.
Support contains 113 out of 258 places after structural reductions.
[2023-03-19 23:56:27] [INFO ] Flatten gal took : 41 ms
[2023-03-19 23:56:27] [INFO ] Flatten gal took : 19 ms
[2023-03-19 23:56:27] [INFO ] Input system was already deterministic with 238 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 242 ms. (steps per millisecond=41 ) properties (out of 80) seen :76
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 3) seen :1
Running SMT prover for 2 properties.
[2023-03-19 23:56:28] [INFO ] Invariant cache hit.
[2023-03-19 23:56:28] [INFO ] [Real]Absence check using 37 positive place invariants in 8 ms returned sat
[2023-03-19 23:56:28] [INFO ] After 93ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-19 23:56:28] [INFO ] [Nat]Absence check using 37 positive place invariants in 7 ms returned sat
[2023-03-19 23:56:28] [INFO ] After 212ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :1
[2023-03-19 23:56:28] [INFO ] Deduced a trap composed of 20 places in 147 ms of which 4 ms to minimize.
[2023-03-19 23:56:28] [INFO ] Deduced a trap composed of 24 places in 76 ms of which 1 ms to minimize.
[2023-03-19 23:56:28] [INFO ] Deduced a trap composed of 17 places in 58 ms of which 2 ms to minimize.
[2023-03-19 23:56:28] [INFO ] Deduced a trap composed of 20 places in 65 ms of which 2 ms to minimize.
[2023-03-19 23:56:28] [INFO ] Deduced a trap composed of 21 places in 47 ms of which 1 ms to minimize.
[2023-03-19 23:56:29] [INFO ] Deduced a trap composed of 19 places in 61 ms of which 1 ms to minimize.
[2023-03-19 23:56:29] [INFO ] Deduced a trap composed of 17 places in 51 ms of which 13 ms to minimize.
[2023-03-19 23:56:29] [INFO ] Deduced a trap composed of 17 places in 18 ms of which 0 ms to minimize.
[2023-03-19 23:56:29] [INFO ] Trap strengthening (SAT) tested/added 9/8 trap constraints in 649 ms
[2023-03-19 23:56:29] [INFO ] After 871ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :1
Attempting to minimize the solution found.
Minimization took 10 ms.
[2023-03-19 23:56:29] [INFO ] After 965ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :1
Fused 2 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 3 ms.
Support contains 3 out of 258 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 258/258 places, 238/238 transitions.
Drop transitions removed 59 transitions
Trivial Post-agglo rules discarded 59 transitions
Performed 59 trivial Post agglomeration. Transition count delta: 59
Iterating post reduction 0 with 59 rules applied. Total rules applied 59 place count 258 transition count 179
Reduce places removed 59 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 60 rules applied. Total rules applied 119 place count 199 transition count 178
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 120 place count 198 transition count 178
Performed 23 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 23 Pre rules applied. Total rules applied 120 place count 198 transition count 155
Deduced a syphon composed of 23 places in 1 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 3 with 46 rules applied. Total rules applied 166 place count 175 transition count 155
Discarding 9 places :
Symmetric choice reduction at 3 with 9 rule applications. Total rules 175 place count 166 transition count 146
Iterating global reduction 3 with 9 rules applied. Total rules applied 184 place count 166 transition count 146
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 184 place count 166 transition count 144
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 188 place count 164 transition count 144
Performed 71 Post agglomeration using F-continuation condition.Transition count delta: 71
Deduced a syphon composed of 71 places in 1 ms
Reduce places removed 71 places and 0 transitions.
Iterating global reduction 3 with 142 rules applied. Total rules applied 330 place count 93 transition count 73
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 331 place count 93 transition count 72
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 333 place count 92 transition count 71
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: -6
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 4 with 20 rules applied. Total rules applied 353 place count 82 transition count 77
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 354 place count 82 transition count 76
Free-agglomeration rule applied 1 times.
Iterating global reduction 5 with 1 rules applied. Total rules applied 355 place count 82 transition count 75
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 356 place count 81 transition count 75
Partial Free-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 6 with 3 rules applied. Total rules applied 359 place count 81 transition count 75
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 360 place count 80 transition count 74
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 362 place count 78 transition count 74
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 362 place count 78 transition count 73
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 364 place count 77 transition count 73
Applied a total of 364 rules in 71 ms. Remains 77 /258 variables (removed 181) and now considering 73/238 (removed 165) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 71 ms. Remains : 77/258 places, 73/238 transitions.
Finished random walk after 897 steps, including 0 resets, run visited all 1 properties in 4 ms. (steps per millisecond=224 )
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 11 ms
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 13 ms
[2023-03-19 23:56:29] [INFO ] Input system was already deterministic with 238 transitions.
Computed a total of 70 stabilizing places and 70 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 241 transition count 221
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 241 transition count 221
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 240 transition count 220
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 240 transition count 220
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 239 transition count 219
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 239 transition count 219
Applied a total of 38 rules in 22 ms. Remains 239 /258 variables (removed 19) and now considering 219/238 (removed 19) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 239/258 places, 219/238 transitions.
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 9 ms
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 9 ms
[2023-03-19 23:56:29] [INFO ] Input system was already deterministic with 219 transitions.
Starting structural reductions in LTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 243 transition count 223
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 243 transition count 223
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 31 place count 242 transition count 222
Iterating global reduction 0 with 1 rules applied. Total rules applied 32 place count 242 transition count 222
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 241 transition count 221
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 241 transition count 221
Applied a total of 34 rules in 39 ms. Remains 241 /258 variables (removed 17) and now considering 221/238 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40 ms. Remains : 241/258 places, 221/238 transitions.
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 10 ms
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 9 ms
[2023-03-19 23:56:29] [INFO ] Input system was already deterministic with 221 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 60 transitions
Trivial Post-agglo rules discarded 60 transitions
Performed 60 trivial Post agglomeration. Transition count delta: 60
Iterating post reduction 0 with 60 rules applied. Total rules applied 60 place count 257 transition count 177
Reduce places removed 60 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 62 rules applied. Total rules applied 122 place count 197 transition count 175
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 124 place count 195 transition count 175
Performed 23 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 23 Pre rules applied. Total rules applied 124 place count 195 transition count 152
Deduced a syphon composed of 23 places in 0 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 3 with 46 rules applied. Total rules applied 170 place count 172 transition count 152
Discarding 9 places :
Symmetric choice reduction at 3 with 9 rule applications. Total rules 179 place count 163 transition count 143
Iterating global reduction 3 with 9 rules applied. Total rules applied 188 place count 163 transition count 143
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 188 place count 163 transition count 141
Deduced a syphon composed of 2 places in 9 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 192 place count 161 transition count 141
Performed 64 Post agglomeration using F-continuation condition.Transition count delta: 64
Deduced a syphon composed of 64 places in 1 ms
Reduce places removed 64 places and 0 transitions.
Iterating global reduction 3 with 128 rules applied. Total rules applied 320 place count 97 transition count 77
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 321 place count 97 transition count 76
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 323 place count 96 transition count 75
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 325 place count 94 transition count 73
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 327 place count 92 transition count 73
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 327 place count 92 transition count 72
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 329 place count 91 transition count 72
Applied a total of 329 rules in 72 ms. Remains 91 /258 variables (removed 167) and now considering 72/238 (removed 166) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 72 ms. Remains : 91/258 places, 72/238 transitions.
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 3 ms
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 3 ms
[2023-03-19 23:56:29] [INFO ] Input system was already deterministic with 72 transitions.
Starting structural reductions in LTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 240 transition count 220
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 240 transition count 220
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 239 transition count 219
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 239 transition count 219
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 238 transition count 218
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 238 transition count 218
Applied a total of 40 rules in 11 ms. Remains 238 /258 variables (removed 20) and now considering 218/238 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 238/258 places, 218/238 transitions.
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 7 ms
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 13 ms
[2023-03-19 23:56:29] [INFO ] Input system was already deterministic with 218 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 59 transitions
Trivial Post-agglo rules discarded 59 transitions
Performed 59 trivial Post agglomeration. Transition count delta: 59
Iterating post reduction 0 with 59 rules applied. Total rules applied 59 place count 257 transition count 178
Reduce places removed 59 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 61 rules applied. Total rules applied 120 place count 198 transition count 176
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 122 place count 196 transition count 176
Performed 23 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 23 Pre rules applied. Total rules applied 122 place count 196 transition count 153
Deduced a syphon composed of 23 places in 0 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 3 with 46 rules applied. Total rules applied 168 place count 173 transition count 153
Discarding 9 places :
Symmetric choice reduction at 3 with 9 rule applications. Total rules 177 place count 164 transition count 144
Iterating global reduction 3 with 9 rules applied. Total rules applied 186 place count 164 transition count 144
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 186 place count 164 transition count 141
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 192 place count 161 transition count 141
Performed 66 Post agglomeration using F-continuation condition.Transition count delta: 66
Deduced a syphon composed of 66 places in 0 ms
Reduce places removed 66 places and 0 transitions.
Iterating global reduction 3 with 132 rules applied. Total rules applied 324 place count 95 transition count 75
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 325 place count 95 transition count 74
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 327 place count 94 transition count 73
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 329 place count 92 transition count 71
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 331 place count 90 transition count 71
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 331 place count 90 transition count 70
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 333 place count 89 transition count 70
Applied a total of 333 rules in 33 ms. Remains 89 /258 variables (removed 169) and now considering 70/238 (removed 168) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 33 ms. Remains : 89/258 places, 70/238 transitions.
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 3 ms
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 3 ms
[2023-03-19 23:56:29] [INFO ] Input system was already deterministic with 70 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 60 transitions
Trivial Post-agglo rules discarded 60 transitions
Performed 60 trivial Post agglomeration. Transition count delta: 60
Iterating post reduction 0 with 60 rules applied. Total rules applied 60 place count 257 transition count 177
Reduce places removed 60 places and 0 transitions.
Iterating post reduction 1 with 60 rules applied. Total rules applied 120 place count 197 transition count 177
Performed 23 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 23 Pre rules applied. Total rules applied 120 place count 197 transition count 154
Deduced a syphon composed of 23 places in 0 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 2 with 46 rules applied. Total rules applied 166 place count 174 transition count 154
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 174 place count 166 transition count 146
Iterating global reduction 2 with 8 rules applied. Total rules applied 182 place count 166 transition count 146
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 182 place count 166 transition count 143
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 188 place count 163 transition count 143
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 0 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 308 place count 103 transition count 83
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 309 place count 103 transition count 82
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 311 place count 102 transition count 81
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 313 place count 100 transition count 79
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 315 place count 98 transition count 79
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 315 place count 98 transition count 78
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 317 place count 97 transition count 78
Applied a total of 317 rules in 31 ms. Remains 97 /258 variables (removed 161) and now considering 78/238 (removed 160) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 97/258 places, 78/238 transitions.
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 3 ms
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 3 ms
[2023-03-19 23:56:29] [INFO ] Input system was already deterministic with 78 transitions.
Starting structural reductions in LTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 242 transition count 222
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 242 transition count 222
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 241 transition count 221
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 241 transition count 221
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 240 transition count 220
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 240 transition count 220
Applied a total of 36 rules in 17 ms. Remains 240 /258 variables (removed 18) and now considering 220/238 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 240/258 places, 220/238 transitions.
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 7 ms
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 24 ms
[2023-03-19 23:56:29] [INFO ] Input system was already deterministic with 220 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 59 transitions
Trivial Post-agglo rules discarded 59 transitions
Performed 59 trivial Post agglomeration. Transition count delta: 59
Iterating post reduction 0 with 59 rules applied. Total rules applied 59 place count 257 transition count 178
Reduce places removed 59 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 60 rules applied. Total rules applied 119 place count 198 transition count 177
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 120 place count 197 transition count 177
Performed 23 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 23 Pre rules applied. Total rules applied 120 place count 197 transition count 154
Deduced a syphon composed of 23 places in 0 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 3 with 46 rules applied. Total rules applied 166 place count 174 transition count 154
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 174 place count 166 transition count 146
Iterating global reduction 3 with 8 rules applied. Total rules applied 182 place count 166 transition count 146
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 182 place count 166 transition count 143
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 188 place count 163 transition count 143
Performed 65 Post agglomeration using F-continuation condition.Transition count delta: 65
Deduced a syphon composed of 65 places in 6 ms
Reduce places removed 65 places and 0 transitions.
Iterating global reduction 3 with 130 rules applied. Total rules applied 318 place count 98 transition count 78
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 320 place count 96 transition count 76
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 321 place count 95 transition count 76
Applied a total of 321 rules in 22 ms. Remains 95 /258 variables (removed 163) and now considering 76/238 (removed 162) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 95/258 places, 76/238 transitions.
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 3 ms
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 3 ms
[2023-03-19 23:56:29] [INFO ] Input system was already deterministic with 76 transitions.
Starting structural reductions in LTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 242 transition count 222
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 242 transition count 222
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 241 transition count 221
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 241 transition count 221
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 240 transition count 220
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 240 transition count 220
Applied a total of 36 rules in 13 ms. Remains 240 /258 variables (removed 18) and now considering 220/238 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 240/258 places, 220/238 transitions.
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 7 ms
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 11 ms
[2023-03-19 23:56:29] [INFO ] Input system was already deterministic with 220 transitions.
Starting structural reductions in LTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 240 transition count 220
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 240 transition count 220
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 239 transition count 219
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 239 transition count 219
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 238 transition count 218
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 238 transition count 218
Applied a total of 40 rules in 10 ms. Remains 238 /258 variables (removed 20) and now considering 218/238 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 238/258 places, 218/238 transitions.
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 7 ms
[2023-03-19 23:56:29] [INFO ] Flatten gal took : 9 ms
[2023-03-19 23:56:30] [INFO ] Input system was already deterministic with 218 transitions.
Starting structural reductions in LTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 243 transition count 223
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 243 transition count 223
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 31 place count 242 transition count 222
Iterating global reduction 0 with 1 rules applied. Total rules applied 32 place count 242 transition count 222
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 241 transition count 221
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 241 transition count 221
Applied a total of 34 rules in 10 ms. Remains 241 /258 variables (removed 17) and now considering 221/238 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 241/258 places, 221/238 transitions.
[2023-03-19 23:56:30] [INFO ] Flatten gal took : 7 ms
[2023-03-19 23:56:30] [INFO ] Flatten gal took : 6 ms
[2023-03-19 23:56:30] [INFO ] Input system was already deterministic with 221 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 59 transitions
Trivial Post-agglo rules discarded 59 transitions
Performed 59 trivial Post agglomeration. Transition count delta: 59
Iterating post reduction 0 with 59 rules applied. Total rules applied 59 place count 257 transition count 178
Reduce places removed 59 places and 0 transitions.
Iterating post reduction 1 with 59 rules applied. Total rules applied 118 place count 198 transition count 178
Performed 24 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 24 Pre rules applied. Total rules applied 118 place count 198 transition count 154
Deduced a syphon composed of 24 places in 0 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 2 with 48 rules applied. Total rules applied 166 place count 174 transition count 154
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 173 place count 167 transition count 147
Iterating global reduction 2 with 7 rules applied. Total rules applied 180 place count 167 transition count 147
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 180 place count 167 transition count 144
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 186 place count 164 transition count 144
Performed 65 Post agglomeration using F-continuation condition.Transition count delta: 65
Deduced a syphon composed of 65 places in 0 ms
Reduce places removed 65 places and 0 transitions.
Iterating global reduction 2 with 130 rules applied. Total rules applied 316 place count 99 transition count 79
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 317 place count 99 transition count 78
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 8 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 319 place count 98 transition count 77
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 3 with 1 rules applied. Total rules applied 320 place count 97 transition count 76
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 322 place count 95 transition count 76
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 322 place count 95 transition count 75
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 324 place count 94 transition count 75
Applied a total of 324 rules in 37 ms. Remains 94 /258 variables (removed 164) and now considering 75/238 (removed 163) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 37 ms. Remains : 94/258 places, 75/238 transitions.
[2023-03-19 23:56:30] [INFO ] Flatten gal took : 3 ms
[2023-03-19 23:56:30] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:56:30] [INFO ] Input system was already deterministic with 75 transitions.
Starting structural reductions in LTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 241 transition count 221
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 241 transition count 221
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 240 transition count 220
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 240 transition count 220
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 239 transition count 219
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 239 transition count 219
Applied a total of 38 rules in 11 ms. Remains 239 /258 variables (removed 19) and now considering 219/238 (removed 19) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 239/258 places, 219/238 transitions.
[2023-03-19 23:56:30] [INFO ] Flatten gal took : 7 ms
[2023-03-19 23:56:30] [INFO ] Flatten gal took : 7 ms
[2023-03-19 23:56:30] [INFO ] Input system was already deterministic with 219 transitions.
Starting structural reductions in LTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 239 transition count 219
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 239 transition count 219
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 238 transition count 218
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 238 transition count 218
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 237 transition count 217
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 237 transition count 217
Applied a total of 42 rules in 19 ms. Remains 237 /258 variables (removed 21) and now considering 217/238 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 237/258 places, 217/238 transitions.
[2023-03-19 23:56:30] [INFO ] Flatten gal took : 7 ms
[2023-03-19 23:56:30] [INFO ] Flatten gal took : 6 ms
[2023-03-19 23:56:30] [INFO ] Input system was already deterministic with 217 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 61 transitions
Trivial Post-agglo rules discarded 61 transitions
Performed 61 trivial Post agglomeration. Transition count delta: 61
Iterating post reduction 0 with 61 rules applied. Total rules applied 61 place count 257 transition count 176
Reduce places removed 61 places and 0 transitions.
Iterating post reduction 1 with 61 rules applied. Total rules applied 122 place count 196 transition count 176
Performed 24 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 24 Pre rules applied. Total rules applied 122 place count 196 transition count 152
Deduced a syphon composed of 24 places in 0 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 2 with 48 rules applied. Total rules applied 170 place count 172 transition count 152
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 179 place count 163 transition count 143
Iterating global reduction 2 with 9 rules applied. Total rules applied 188 place count 163 transition count 143
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 188 place count 163 transition count 140
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 194 place count 160 transition count 140
Performed 65 Post agglomeration using F-continuation condition.Transition count delta: 65
Deduced a syphon composed of 65 places in 0 ms
Reduce places removed 65 places and 0 transitions.
Iterating global reduction 2 with 130 rules applied. Total rules applied 324 place count 95 transition count 75
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 325 place count 95 transition count 74
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 327 place count 94 transition count 73
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 3 with 1 rules applied. Total rules applied 328 place count 93 transition count 72
Applied a total of 328 rules in 13 ms. Remains 93 /258 variables (removed 165) and now considering 72/238 (removed 166) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 93/258 places, 72/238 transitions.
[2023-03-19 23:56:30] [INFO ] Flatten gal took : 3 ms
[2023-03-19 23:56:30] [INFO ] Flatten gal took : 3 ms
[2023-03-19 23:56:30] [INFO ] Input system was already deterministic with 72 transitions.
Starting structural reductions in LTL mode, iteration 0 : 258/258 places, 238/238 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 242 transition count 222
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 242 transition count 222
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 241 transition count 221
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 241 transition count 221
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 240 transition count 220
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 240 transition count 220
Applied a total of 36 rules in 17 ms. Remains 240 /258 variables (removed 18) and now considering 220/238 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 240/258 places, 220/238 transitions.
[2023-03-19 23:56:30] [INFO ] Flatten gal took : 6 ms
[2023-03-19 23:56:30] [INFO ] Flatten gal took : 18 ms
[2023-03-19 23:56:30] [INFO ] Input system was already deterministic with 220 transitions.
[2023-03-19 23:56:30] [INFO ] Flatten gal took : 7 ms
[2023-03-19 23:56:30] [INFO ] Flatten gal took : 20 ms
[2023-03-19 23:56:30] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 8 ms.
[2023-03-19 23:56:30] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 258 places, 238 transitions and 604 arcs took 4 ms.
Total runtime 4521 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ShieldIIPt-PT-004B
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/372
CTLFireability

FORMULA ShieldIIPt-PT-004B-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-004B-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-004B-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-004B-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-004B-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-004B-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-004B-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-004B-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-004B-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-004B-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-004B-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-004B-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679270351727

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/372/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/372/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/372/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 4 (type EXCL) for 3 ShieldIIPt-PT-004B-CTLFireability-01
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 4 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-01
lola: result : false
lola: markings : 240
lola: fired transitions : 529
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 12 ShieldIIPt-PT-004B-CTLFireability-04
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 AGEF EXCL 4/239 9/32 ShieldIIPt-PT-004B-CTLFireability-04 2309633 m, 461926 m/sec, 4378588 t fired, .

Time elapsed: 5 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 AGEF EXCL 9/239 16/32 ShieldIIPt-PT-004B-CTLFireability-04 4181355 m, 374344 m/sec, 8125998 t fired, .

Time elapsed: 10 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 AGEF EXCL 14/239 23/32 ShieldIIPt-PT-004B-CTLFireability-04 5881901 m, 340109 m/sec, 11625552 t fired, .

Time elapsed: 15 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 AGEF EXCL 19/239 29/32 ShieldIIPt-PT-004B-CTLFireability-04 7546829 m, 332985 m/sec, 15099429 t fired, .

Time elapsed: 20 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 ShieldIIPt-PT-004B-CTLFireability-15
lola: time limit : 255 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/255 5/32 ShieldIIPt-PT-004B-CTLFireability-15 966516 m, 193303 m/sec, 2760198 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/255 10/32 ShieldIIPt-PT-004B-CTLFireability-15 1865668 m, 179830 m/sec, 5501448 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/255 14/32 ShieldIIPt-PT-004B-CTLFireability-15 2664754 m, 159817 m/sec, 8175095 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/255 17/32 ShieldIIPt-PT-004B-CTLFireability-15 3456984 m, 158446 m/sec, 10812495 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/255 21/32 ShieldIIPt-PT-004B-CTLFireability-15 4265822 m, 161767 m/sec, 13480568 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 30/255 25/32 ShieldIIPt-PT-004B-CTLFireability-15 5038077 m, 154451 m/sec, 16099005 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 35/255 29/32 ShieldIIPt-PT-004B-CTLFireability-15 5843370 m, 161058 m/sec, 18760371 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 ShieldIIPt-PT-004B-CTLFireability-13
lola: time limit : 271 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-13
lola: result : true
lola: markings : 1494
lola: fired transitions : 3686
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 ShieldIIPt-PT-004B-CTLFireability-12
lola: time limit : 294 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/294 3/32 ShieldIIPt-PT-004B-CTLFireability-12 551868 m, 110373 m/sec, 2535191 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/294 6/32 ShieldIIPt-PT-004B-CTLFireability-12 1035606 m, 96747 m/sec, 5099783 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/294 9/32 ShieldIIPt-PT-004B-CTLFireability-12 1501966 m, 93272 m/sec, 7641393 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/294 11/32 ShieldIIPt-PT-004B-CTLFireability-12 1978151 m, 95237 m/sec, 10160105 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/294 14/32 ShieldIIPt-PT-004B-CTLFireability-12 2420260 m, 88421 m/sec, 12685390 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/294 16/32 ShieldIIPt-PT-004B-CTLFireability-12 2827598 m, 81467 m/sec, 15185061 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/294 18/32 ShieldIIPt-PT-004B-CTLFireability-12 3318961 m, 98272 m/sec, 17727580 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 41/294 21/32 ShieldIIPt-PT-004B-CTLFireability-12 3769483 m, 90104 m/sec, 20261090 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 46/294 23/32 ShieldIIPt-PT-004B-CTLFireability-12 4185711 m, 83245 m/sec, 22777879 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 51/294 26/32 ShieldIIPt-PT-004B-CTLFireability-12 4650944 m, 93046 m/sec, 25288719 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 56/294 28/32 ShieldIIPt-PT-004B-CTLFireability-12 5095173 m, 88845 m/sec, 27768951 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 61/294 30/32 ShieldIIPt-PT-004B-CTLFireability-12 5521663 m, 85298 m/sec, 30228798 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 ShieldIIPt-PT-004B-CTLFireability-10
lola: time limit : 315 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-10
lola: result : false
lola: markings : 210
lola: fired transitions : 480
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 ShieldIIPt-PT-004B-CTLFireability-09
lola: time limit : 346 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-09
lola: result : true
lola: markings : 584
lola: fired transitions : 852
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 ShieldIIPt-PT-004B-CTLFireability-08
lola: time limit : 385 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-08
lola: result : false
lola: markings : 48761
lola: fired transitions : 119857
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 ShieldIIPt-PT-004B-CTLFireability-06
lola: time limit : 433 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-06
lola: result : false
lola: markings : 2627
lola: fired transitions : 2903
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 ShieldIIPt-PT-004B-CTLFireability-03
lola: time limit : 495 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-03
lola: result : true
lola: markings : 148468
lola: fired transitions : 516782
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ShieldIIPt-PT-004B-CTLFireability-00
lola: time limit : 578 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-00
lola: result : true
lola: markings : 192
lola: fired transitions : 383
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 21 ShieldIIPt-PT-004B-CTLFireability-07
lola: time limit : 693 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-00: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-08: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-09: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-10: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 AGEF EXCL 4/693 7/32 ShieldIIPt-PT-004B-CTLFireability-07 1833047 m, 366609 m/sec, 3212450 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-00: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-08: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-09: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-10: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 AGEF EXCL 9/693 15/32 ShieldIIPt-PT-004B-CTLFireability-07 3932875 m, 419965 m/sec, 7034547 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-00: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-08: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-09: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-10: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 AGEF EXCL 14/693 22/32 ShieldIIPt-PT-004B-CTLFireability-07 5865204 m, 386465 m/sec, 10597707 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-00: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-08: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-09: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-10: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 AGEF EXCL 19/693 29/32 ShieldIIPt-PT-004B-CTLFireability-07 7690417 m, 365042 m/sec, 14001342 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-00: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-08: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-09: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-10: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-05: EFAG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-14: EFEG 0 1 0 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 ShieldIIPt-PT-004B-CTLFireability-14
lola: time limit : 861 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-14
lola: result : false
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 15 ShieldIIPt-PT-004B-CTLFireability-05
lola: time limit : 1148 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-05
lola: result : false
lola: markings : 2222182
lola: fired transitions : 3238856
lola: time used : 4.000000
lola: memory pages used : 9
lola: LAUNCH task # 7 (type EXCL) for 6 ShieldIIPt-PT-004B-CTLFireability-02
lola: time limit : 1720 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-02
lola: result : false
lola: markings : 5
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 ShieldIIPt-PT-004B-CTLFireability-11
lola: time limit : 3440 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-00: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-02: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-05: EFAG true tscc_search
ShieldIIPt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-08: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-09: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-10: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-14: EFEG false state space /EFEG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-004B-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-07: EFAG 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-004B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-004B-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 1/3440 1/32 ShieldIIPt-PT-004B-CTLFireability-11 237419 m, 47483 m/sec, 724683 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 34 (type EXCL) for ShieldIIPt-PT-004B-CTLFireability-11
lola: result : false
lola: markings : 462094
lola: fired transitions : 1361580
lola: time used : 1.000000
lola: memory pages used : 2
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-004B-CTLFireability-00: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-01: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-02: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-04: EFAG unknown AGGR
ShieldIIPt-PT-004B-CTLFireability-05: EFAG true tscc_search
ShieldIIPt-PT-004B-CTLFireability-06: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-07: EFAG unknown AGGR
ShieldIIPt-PT-004B-CTLFireability-08: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-09: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-10: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-11: CTL false CTL model checker
ShieldIIPt-PT-004B-CTLFireability-12: CTL unknown AGGR
ShieldIIPt-PT-004B-CTLFireability-13: CTL true CTL model checker
ShieldIIPt-PT-004B-CTLFireability-14: EFEG false state space /EFEG
ShieldIIPt-PT-004B-CTLFireability-15: CTL unknown AGGR


Time elapsed: 161 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldIIPt-PT-004B"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ShieldIIPt-PT-004B, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r391-oct2-167903715000234"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldIIPt-PT-004B.tgz
mv ShieldIIPt-PT-004B execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;